INDEX
Index-6
MPC7400 RISC Microprocessor Users Manual
FPR
n
(floating-point registers),
2-4
FPSCR (floating-point status and control register)
FPSCR instructions,
2-48
,
A-29
FPSCR register description,
2-4
NI bit,
2-35
FPU (floating-point unit)
execution latencies,
6-43
overview,
1-14
see also
Floating-point model
G
GBL (global) signal,
8-13
,
8-30
,
9-19
GPR
n
(general-purpose registers),
2-4
H
HID
n
(hardware implementation-dependent) registers
HID0
cache control parameters,
3-36
data cache
enabling/disabling,
3-36
flash invalidation,
3-37
locking,
3-36
doze bit,
10-3
DPM enable bit,
2-11
,
10-3
instruction cache
enabling/disabling,
3-38
flash invalidation,
3-38
locking,
3-38
nap bit,
10-4
HID1
description,
2-15
PLL configuration,
2-15
,
8-49
HIT (snoop hit) signal,
8-34
,
9-48
HRESET (hard reset) signal,
8-44
,
9-58
I
IABR (instruction address breakpoint register),
2-10
icbi instruction,
3-44
ICTC (instruction cache throttling control)
register,
2-23
IEEE 1149.1-compliant interface,
9-60
Illegal instruction class,
2-38
Implementation differences, MPC750 vs.
MPC7400,
1-43
Instruction cache
block fill operations,
3-45
configuration,
3-6
enabling/disabling,
3-38
flash invalidation,
3-38
locking,
3-38
organization,
3-6
Instruction cache throttling,
10-11
Instruction queue,
1-10
Instruction timing
AltiVec technology
execution latency,
6-46
execution timing,
6-33
instructions,
6-33
overview,
6-1
,
6-33
,
7-16
VCIU execution timing,
6-33
VFPU execution timing,
6-33
VSIU execution timing,
6-33
branch instruction latencies,
6-40
CR execution latencies,
6-40
examples
cache hit,
6-13
cache miss,
6-16
execution unit,
6-22
FPU execution latencies,
6-43
instruction flow,
1-9
,
6-9
IU execution latencies,
6-41
LSU execution latencies,
6-44
memory coherency and the cache,
6-35
memory performance considerations,
6-35
overview,
1-9
,
1-39
,
6-4
terminology,
6-2
Instructions
addressing modes,
2-39
AltiVec instructions
cache management instructions,
2-85
execution latency,
6-46
instruction set,
7-4
overview,
1-32
transient instructions,
7-5
user-level instructions,
2-85
boundedly undefined,
2-37
branch address calculation,
2-57
branch instruction latencies,
6-40
branch instructions,
6-10
,
6-23
,
6-24
,
A-33
cache control instructions,
3-40
cache management instructions,
2-85
,
7-6
,
A-35
classes of instructions,
2-37
condition register logical,
2-58
,
A-34
condition register logical execution latencies,
6-40
context synchronization,
2-40
defined instruction class,
2-37
effective address calculation,
2-40
exceptions,
2-41
execution synchronization,
2-41
external control instructions,
2-68
,
A-35
,
A-38
floating-point
arithmetic,
2-46
,
A-27
compare,
2-48
,
A-29
FP estimate instructions,
A-38
FP load instructions,
A-32
FP move instructions,
A-33