Chapter 11. Performance Monitor
11-19
Event Selection
16 (1_0000)
dL1 touch hit
Counts once per
dcbt
or
dcbtst
instruction or
dst
x
cache block fetch that hits in
the data L1 cache.
17 (1_0001)
Miscellaneous dL1
cache operation
cycles
Counts cycles spent on
dcbf
,
dcbst
,
dcbi
,
sync
,
eieio
,
icbi
,
tlbi
,
tlbsync
,
write-hit-shared, MMU loads, retried operations, etc., that are not counted
elsewhere. These are the miscellaneous data L1 cache overhead operations.
18 (1_0010)
dL1 cycles used
Counts cycles when the data L1 cache is used for any reason. Indicates data L1
cache bandwidth consumed when compared to the number of processor cycles
elapsed.
19 (1_0011)
L2 tag snoop
lookup
Counts once per snoop query of the L2 tag
20 (1_0100)
L2SRAM write
cycles
Counts once for each beat of a write to the L2SRAM. A beat is 8 bytes if
L2CR[L2DSIZ] = 0, otherwise it is 16bytes.
21 (1_0101)
dRLT SMM to 32
bytes
Counts when the store-miss merging mechanism merges misses to a full 32-byte
cache block. If merged before the RWITM bus transaction obtains a bus grant,
the RWITM converts to an address-only KILL transaction.
22 (1_0110)
dst
cache block
fetch dRLT hit
Counts
dst
x
cache block fetches that miss in the data L1 cache and hit in the
data reload table. This event indicates another load, store, or touch miss to the
same cache block is already in the data reload table. When this occurs the
dst
cache block fetch has occurred slightly too late to prefetch the cache block before
the demand load or store is attempted at the data L1 cache.
23 (1_0111)
dst
stream 2 cache
block fetches
Counts
dst
stream 2 cache block fetches.
24 (1_1000)
dss
instructions
completed
Counts single-stream
dss
instructions (does not count
dssall
instructions). 0, 1,
or 2 instructions per cycle.
25 (1_1001)
Reserved
26 (1_1010)
Snoop busies
Counts when the processor could not service a snoop request and asserted
ARTRY as a snoop response
27 (1_1011)
L2 snoop hits
Counts snoop requests that hit in the L2 tag.
28 (1_1100)
Hit-style exclusive
intervention
data-only transfers
Counts times exclusive
data is provided to the system interface using data
intervention (enhanced mode enabled) due to a snoop.
29 (1_1101)
BIU write cycles of
8 bytes or fewer
Counts TA assertions for 64-bit writes. Includes intervention. Anything less than 8
bytes counts as 8.
30 (1_1110)
dL1 reloads
Counts the times that the data L1 cache is reloaded with a new cache block from
the data reload table.
All others
Reserved
Table 11-10. PMC3 EventsMMCR1[0D4] Select Encodings (Continued)
Number
Event
Description