xxxii
MPC7400 RISC Microprocessor Users Manual
TABLES
Table
Number
Title
Page
Number
5-5
5-6
5-7
5-8
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
6-9
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
8-1
8-2
8-3
8-4
8-5
8-6
8-7
9-1
9-2
9-3
9-4
9-5
9-6
9-7
10-1
10-2
10-3
10-4
10-5
11-1
MPC7400 Microprocessor Instruction SummaryControl MMUs.........................5-19
MPC7400 Microprocessor MMU Registers...............................................................5-20
Table Search Operations to Update History BitsTLB Hit Case .............................5-22
Model for Guaranteed R and C Bit Settings..............................................................5-24
Performance Effects of Memory Operand Placement................................................6-31
Effect of TLB Miss on Performance...........................................................................6-36
Branch Operation Execution Latencies ......................................................................6-40
SRU Execution Latencies...........................................................................................6-40
Condition Register Logical Execution Latencies .......................................................6-40
Integer Unit Execution Latencies................................................................................6-41
Floating-Point Unit Execution Latencies....................................................................6-43
Load/Store Instruction Latencies................................................................................6-44
AltiVec Instruction Latencies.....................................................................................6-46
VSCR Field Descriptions..............................................................................................7-3
VRSAVE Bit Settings...................................................................................................7-4
AltiVec User-Level Cache Instructions........................................................................7-6
DST[STRM] Description..............................................................................................7-7
The dstx Stream Termination Conditions.....................................................................7-9
Denormalization for AltiVec Instructions ..................................................................7-12
Vector Floating-Point Compare, Min, and Max in Non-Java Mode ..........................7-12
Vector Floating-Point Compare, Min, and Max in Java Mode...................................7-13
Round-to-Integer Instructions in Non-Java Mode......................................................7-14
Round-to-Integer Instructions in Java Mode ..............................................................7-14
MPC7400 Signal Cross Reference................................................................................8-3
Output Signal States During System Reset...................................................................8-5
Address Parity Bit Assignments.................................................................................8-10
Data Bus Lane Assignments.......................................................................................8-19
DP[0:7] Signal Assignments.......................................................................................8-21
Signal Compatibility Summary...................................................................................8-23
IEEE Interface Pin Descriptions.................................................................................8-50
Transfer Type Encodings for 60x Bus Mode..............................................................9-16
TBST and TSIZ[0:2] Encodings in 60x Bus Mode....................................................9-18
Burst Ordering ............................................................................................................9-19
Aligned Data Transfers...............................................................................................9-20
Misaligned Data Transfers (Four-Byte Examples).....................................................9-21
Transfer Type Encodings for MPX Bus Mode...........................................................9-43
TBST and TSIZ[0:2] Encodings in MPX Bus Mode..................................................9-43
Programmable Power Modes......................................................................................10-1
THRM1 and THRM2 Field Descriptions..................................................................10-8
THRM3 Bit Field Settings.........................................................................................10-9
Valid THRM1 and THRM2 Bit Settings..................................................................10-10
ICTC Field Descriptions..........................................................................................10-12
Performance Monitor SPRsSupervisor-Level........................................................11-4