CONTENTS
Paragraph
Number
Title
Page
Number
Contents
xix
8.5.6.3
8.5.6.4
8.5.6.5
8.5.7
8.5.7.1
8.5.7.2
8.5.8
JTAG Test Data Output (TDO)Output................................................. 8-51
JTAG Test Mode Select (TMS)Input................................................... 8-51
JTAG Test Reset (TRST)Input............................................................. 8-51
Bus Voltage Select (BVSEL)/L2 Voltage Select (L2VSEL) ....................... 8-51
Bus Voltage Select (BVSEL)Input....................................................... 8-52
L2 Voltage Select (L2VSEL)Input....................................................... 8-52
Power and Ground Signals ........................................................................... 8-52
Chapter 9
System Interface Operation
9.1
9.1.1
9.1.1.1
9.1.1.2
9.1.2
9.1.3
9.1.4
9.1.5
9.1.6
9.1.7
9.2
9.2.1
9.2.2
9.3
9.3.1
9.3.1.1
9.3.1.2
9.3.1.3
9.3.2
9.3.2.1
9.3.2.2
9.3.2.2.1
9.3.2.2.2
9.3.2.2.3
MPC7400 System Interface Overview............................................................... 9-1
MPC7400 Bus Operation Features................................................................. 9-2
60x Bus Features......................................................................................... 9-2
MPX Bus Features...................................................................................... 9-2
Overview of System Interface Accesses......................................................... 9-3
Summary of L1 Instruction and Data Cache Operation ................................. 9-4
L2 Cache and System Interface...................................................................... 9-6
Operation of the System Interface.................................................................. 9-6
Memory Subsystem Control Register (MSSCR0) Effects ............................. 9-7
Direct-Store Accesses Not Supported............................................................. 9-7
60x Bus Protocol................................................................................................. 9-8
Arbitration SignalsOverview.................................................................... 9-10
Address Pipelining and Split-Bus Transactions............................................ 9-11
60x Address Bus Tenure................................................................................... 9-11
Address Bus Arbitration ............................................................................... 9-11
Qualified Bus Grant.................................................................................. 9-12
Bus Parking............................................................................................... 9-13
Ignoring ABB ........................................................................................... 9-14
Address Transfer........................................................................................... 9-14
Address Bus Parity ................................................................................... 9-16
Address Transfer Attribute Signals .......................................................... 9-16
Transfer Type (TT[0:4]) Signals in 60x Bus Mode.............................. 9-16
Transfer Size (TSIZ[0:2]) Signals........................................................ 9-17
Write-Through (WT), Cache Inhibit (CI), and
Global (GBL) Signals........................................................................... 9-19
Burst Ordering During Data Transfers..................................................... 9-19
Effect of Alignment in Data Transfers ..................................................... 9-19
Misaligment Example........................................................................... 9-20
Alignment of External Control Instructions......................................... 9-21
Address Transfer Termination...................................................................... 9-21
Address Retry Window and Qualified
ARTRY
....................................... 9-22
9.3.2.3
9.3.2.4
9.3.2.4.1
9.3.2.4.2
9.3.3
9.3.3.1