
2-44
MPC7400 RISC Microprocessor Users Manual
Instruction Set Summary
The
crf
D operand can be omitted if the result of the comparison is to be placed in CR0.
Otherwise the target CR Teld must be speciTed in
crf
D, using an explicit Teld number.
For information on simpliTed mnemonics for the integer compare instructions see
Appendix F, òSimplified Mnemonics,ó in
The Programming Environments Manual
.
2.3.4.1.3 Integer Logical Instructions
The logical instructions shown in Table 2-21 perform bit-parallel operations on the
speciTed operands. Logical instructions with the CR updating enabled (uses dot sufTx) and
instructions
andi.
and
andis.
set CR Teld CR0 to characterize the result of the logical
operation. Logical instructions do not affect XER[SO], XER[OV], or XER[CA].
See Appendix F, òSimplified Mnemonics,ó in
The Programming Environments Manual
for
simpliTed mnemonic examples for integer logical operations.
Table 2-20. Integer Compare Instructions
Name
Mnemonic
Syntax
Compare Immediate
cmpi
crfD,L,rA,SIMM
Compare
cmp
crf
D
,
L
,r
A
,r
B
Compare Logical Immediate
cmpli
crf
D
,
L
,r
A
,
UIMM
Compare Logical
cmpl
crf
D
,
L
,r
A
,r
B
Table 2-21. Integer Logical Instructions
Name
Mnemonic
Syntax
Implementation Notes
AND Immediate
andi.
r
A
,r
S
,
UIMM
AND Immediate Shifted
andis.
r
A
,r
S
,
UIMM
OR Immediate
ori
r
A
,r
S
,
UIMM
The PowerPC architecture deTnes
ori
r0,r0,0
as the
preferred form for the no-op instruction. The
dispatcher discards this instruction (except for
pending trace or breakpoint exceptions).
OR Immediate Shifted
oris
r
A
,r
S
,
UIMM
XOR Immediate
xori
r
A
,r
S
,
UIMM
XOR Immediate Shifted
xoris
r
A
,r
S
,
UIMM
AND
and
(
and.
)
r
A
,r
S
,r
B
OR
or
(
or.
)
r
A
,r
S
,r
B
XOR
xor
(
xor.
)
r
A
,r
S
,r
B
NAND
nand
(
nand.
)
r
A
,r
S
,r
B
NOR
nor
(
nor.
)
r
A
,r
S
,r
B
Equivalent
eqv
(
eqv.
)
r
A
,r
S
,r
B
AND with Complement
andc
(
andc.
)
r
A
,r
S
,r
B
OR with Complement
orc
(
orc.
)
r
A
,r
S
,r
B
Extend Sign Byte
extsb
(
extsb.
)
r
A
,r
S