Tables
xxxi
TABLES
Table
Number
Title
Page
Number
2-72
2-73
2-74
2-75
2-76
2-77
2-78
2-79
2-80
3-1
3-2
3-3
3-4
3-5
3-6
3-7
3-8
3-9
3-10
3-11
3-12
3-13
3-14
3-15
4-1
4-2
4-3
4-4
4-5
4-6
4-7
4-8
4-9
4-10
4-11
4-12
4-13
4-14
4-15
5-1
5-2
5-3
5-4
Vector Pack Instructions............................................................................................2-81
Vector Unpack Instructions.......................................................................................2-82
Vector Merge Instructions.........................................................................................2-82
Vector Splat Instructions............................................................................................2-83
Vector Permute Instruction........................................................................................2-83
Vector Select Instruction.............................................................................................2-83
Vector Shift Instructions.............................................................................................2-84
Move to/from VSCR Register Instructions................................................................2-84
AltiVec User-Level Cache Instructions......................................................................2-85
Data Cache Status Bits..................................................................................................3-9
Allowed Data Cache States........................................................................................3-10
Coherency Protocols in 60x Bus Mode ......................................................................3-11
Coherency Protocols in MPX Bus Mode....................................................................3-12
Snoop Response Summary .........................................................................................3-13
Snoop Intervention Summary.....................................................................................3-14
Simplified Transaction Types.....................................................................................3-15
PLRU Replacement Way Selection...........................................................................3-49
PLRU Bit Update Rules.............................................................................................3-51
PLRU Bit Update Rules for AltiVec LRU Instructions.............................................3-52
Legal L2 Cache States ...............................................................................................3-55
L2 Cache Sizes and Data RAM Organizations..........................................................3-56
Bus Operations Caused by Cache Control Instructions (WIM = 001)......................3-73
Address/Transfer Attributes Generated by the MPC7400.........................................3-75
Snooped Bus Transaction Summary ..........................................................................3-77
MPC7400 Microprocessor Exception Classifications.................................................4-3
Exceptions and Conditions ..........................................................................................4-3
MPC7400 Exception Priorities....................................................................................4-7
MSR Bit Settings.........................................................................................................4-9
IEEE Floating-Point Exception Mode Bits................................................................4-11
MSR Setting Due to Exception..................................................................................4-14
System Reset ExceptionRegister Settings .............................................................4-16
HID0 Machine Check Enable Bits..............................................................................4-17
Machine Check ExceptionRegister Settings..........................................................4-18
Performance Monitor Interrupt ExceptionRegister Settings...................................4-24
Instruction Address Breakpoint ExceptionRegister Settings.................................4-25
System Management Interrupt ExceptionRegister Settings ...................................4-26
AltiVec Assist ExceptionRegister Settings............................................................4-27
Thermal Management Interrupt ExceptionRegister Settings.................................4-27
AltiVec Unavailable ExceptionRegister Settings..................................................4-28
MMU Feature Summary..............................................................................................5-3
Access Protection Options for Pages.........................................................................5-11
Translation Exception Conditions..............................................................................5-16
Other MMU Exception Conditions for the MPC7400 Processor..............................5-18