xii
MPC7400 RISC Microprocessor Users Manual
CONTENTS
Paragraph
Number
Title
Page
Number
4.6.2.2
4.6.3
4.6.3.1
4.6.4
4.6.5
4.6.6
4.6.7
4.6.8
4.6.9
4.6.10
4.6.11
4.6.12
4.6.13
4.6.14
4.6.15
4.6.16
4.6.17
4.6.18
Checkstop State (MSR[ME] = 0) ............................................................. 4-20
DSI Exception (0x00300)............................................................................. 4-20
Data Address Breakpoint Facility............................................................. 4-20
ISI Exception (0x00400)............................................................................... 4-20
External Interrupt Exception (0x00500)....................................................... 4-21
Alignment Exception (0x00600) .................................................................. 4-21
Program Exception (0x00700)...................................................................... 4-22
Floating-Point Unavailable Exception (0x00800)........................................ 4-22
Decrementer Exception (0x00900)............................................................... 4-22
System Call Exception (0x00C00) ............................................................... 4-23
Trace Exception (0x00D00).......................................................................... 4-23
Floating-Point Assist Exception (0x00E00)................................................. 4-23
Performance Monitor Interrupt (0x00F00)................................................... 4-23
Instruction Address Breakpoint Exception (0x01300) ................................. 4-25
System Management Interrupt (0x01400).................................................... 4-25
AltiVec Assist Exception (0x01600)............................................................ 4-26
Thermal Management Interrupt Exception (0x01700)................................. 4-27
AltiVec Unavailable Exception (0x00F20) .................................................. 4-28
Chapter 5
Memory Management
5.1
5.1.1
5.1.2
5.1.3
5.1.4
5.1.5
5.1.6
5.1.6.1
MMU Overview.................................................................................................. 5-2
Memory Addressing ....................................................................................... 5-4
MMU Organization......................................................................................... 5-4
Address Translation Mechanisms................................................................... 5-9
Memory Protection Facilities........................................................................ 5-11
Page History Information.............................................................................. 5-12
General Flow of MMU Address Translation................................................ 5-12
Real Addressing Mode and Block Address Translation
Selection ............................................................................................... 5-12
Page Address Translation Selection ......................................................... 5-14
MMU Exceptions Summary......................................................................... 5-16
MMU Instructions and Register Summary................................................... 5-18
Real Addressing Mode...................................................................................... 5-20
Block Address Translation................................................................................ 5-21
Memory Segment Model.................................................................................. 5-21
Page History Recording................................................................................ 5-21
Referenced Bit.......................................................................................... 5-22
Changed Bit.............................................................................................. 5-23
Scenarios for Referenced and Changed Bit Recording ............................ 5-24
Page Memory Protection .............................................................................. 5-25
5.1.6.2
5.1.7
5.1.8
5.2
5.3
5.4
5.4.1
5.4.1.1
5.4.1.2
5.4.1.3
5.4.2