ILLUSTRATIONS
Figure
Number
9-16
9-17
9-18
9-19
9-20
9-21
9-22
9-23
9-24
9-25
Title
Page
Number
xxviii
MPC7400 RISC Microprocessor Users Manual
Single-Beat Writes Showing Data Delay Controls.....................................................9-35
Burst Transfers with Data Delay Controls..................................................................9-36
Use of Transfer Error Acknowledge (TEA) ...............................................................9-37
MPX Bus Address Bus ArbitrationNon-Parked Case ............................................9-39
Bus ArbitrationParked Case....................................................................................9-40
Address Parking in MPX Bus Mulitprocessor Systems .............................................9-41
Overlapped ARTRY and TS (with a Delayed AACK) in MPX Bus Mode ...............9-46
SHD0 and SHD1 Negation Timing............................................................................9-47
HIT and ARTRY Asserted Together..........................................................................9-49
Data Intervention for Read (Atomic) and RWITM (Atomic) Using the
Data-Only Transfer Protocol.......................................................................................9-53
Data-Only Transaction for a Flush Operation ............................................................9-54
Pipelined Data-Only Transactions..............................................................................9-55
Retry Examples of Data-Only Transactions...............................................................9-56
IEEE 1149.1a-1993 Compliant Boundary-Scan Interface..........................................9-60
Power Management State Diagram ............................................................................10-2
Thermal Assist Unit Block Diagram...........................................................................10-7
Monitor Mode Control Register 0 (MMCR0) ............................................................11-5
Monitor Mode Control Register 1 (MMCR1) ............................................................11-7
Monitor Mode Control Register 2 (MMCR2) ............................................................11-8
Breakpoint Address Mask Register (BAMR).............................................................11-9
Performance Monitor Counter Registers (PMC1DPMC4)........................................11-10
Sampled instruction Address Register (SIAR).........................................................11-11
9-26
9-27
9-28
9-29
10-1
10-2
11-1
11-2
11-3
11-4
11-5
11-6