ILLUSTRATIONS
Figure
Number
Title
Page
Number
Illustrations
xxv
1-1
1-2
1-3
1-4
1-5
1-6
2-1
2-2
2-3
2-4
2-5
2-6
2-7
2-8
2-9
2-10
2-11
2-12
2-13
2-14
2-15
3-1
3-2
3-3
3-4
3-5
MPC7400 Microprocessor Block Diagram ..................................................................1-4
L1 Cache Organization...............................................................................................1-16
System Interface..........................................................................................................1-20
MPC7400 Microprocessor Signal Groups..................................................................1-22
MPC7400 Microprocessor Programming ModelRegisters.....................................1-26
Pipeline Diagram ........................................................................................................1-39
Programming ModelMPC7400 Microprocessor Registers.......................................2-3
Instruction Address Breakpoint Register....................................................................2-10
Hardware Implementation-Dependent Register 0 (HID0)..........................................2-11
Hardware Implementation-Dependent Register 1 (HID1)..........................................2-15
Monitor Mode Control Register 0 (MMCR0) ............................................................2-16
Monitor Mode Control Register 1 (MMCR1) ............................................................2-18
Monitor Mode Control Register 2 (MMCR2) ............................................................2-19
Breakpoint Address Mask Register (BAMR).............................................................2-20
Performance Monitor Counter Registers (PMC1DPMC4)..........................................2-21
Sampled Instruction Address Registers (SIAR) .........................................................2-22
Instruction Cache Throttling Control Register (ICTC)...............................................2-23
Thermal Management Registers 1D2 (THRM1DTHRM2) .........................................2-24
Thermal Management Register 3 (THRM3)...............................................................2-25
Memory Subsystem Control Register (MSSCR0)......................................................2-26
L2 Cache Control Register (L2CR)............................................................................2-28
Cache/Memory Subsystem/BIU Integration.................................................................3-3
Data Cache Organization..............................................................................................3-5
Instruction Cache Organization....................................................................................3-6
Read Transaction60x and MPX Bus Modes, L1_INTVEN = 0b000....................3-16
RWITM, Write, and Flush Transactions60x and MPX Bus Modes,
L1_INTVEN = 0b000................................................................................................3-17
Clean Transaction60x and MPX Bus Modes, L1_INTVEN = 0b000...................3-17
Kill Transaction60x and MPX Bus Modes, L1_INTVEN = 0b000......................3-18
Read TransactionMPX Bus Mode, L1_INTVEN = 0b100....................................3-19
RWITM and Flush TransactionsMPX Bus Mode, L1_INTVEN = 0b100............3-20
Write TransactionMPX Bus Mode, L1_INTVEN = 0b100...................................3-20
Clean TransactionMPX Bus Mode, L1_INTVEN = 0b100 ..................................3-21
Kill TransactionMPX Bus Mode, L1_INTVEN = 0b100......................................3-21
Read TransactionMPX Bus Mode, L1_INTVEN = 0b110....................................3-22
RWITM TransactionMPX Bus Mode, L1_INTVEN = 0b110..............................3-23
3-6
3-7
3-8
3-9
3-10
3-11
3-12
3-13
3-14