3-12
MPC106 PCIB/MC User's Manual
MOTOROLA
Notes:
1. Transactions in the compatibility hole address range are controlled by the PCI_COMPATIBILITY_HOLE
and PROC_COMPATIBILITY_HOLE parameters in emulation support configuration register 1 (ESCR1).
The MPC106 directs the transaction to system memory or PCI memory, depending on these parameters.
See Section 3.2.9, “Emulation Support Configuration Registers,” for more information.
2. The MPC106 generates a memory select error (if enabled) for transactions in the address range
40000000–7FFFFFFF. If memory select errors are disabled, the MPC106 returns all 1s for read
operations and no update for write operations.
3. The MPC106 forwards 60x transactions in this range to the PCI memory space with the 8
most-significant bits cleared (that is, AD[31–0] = 0x00 || A[8–31]).
4. Processor addresses are translated to PCI addresses as follows:
In contiguous mode:
PCI address (AD[31–0]) = 0x00 || A[8–31]. Note that in contiguous mode, the processor
range FE010000–FE7FFFFF is reserved.
In discontiguous mode:
PCI address (AD[31–0]) = 0x0000 || A[9–19] || A[27–31].
5. The MPC106 forwards 60x transactions in this range to the PCI I/O space with the 8 most-significant bits
cleared (that is, AD[31–0] = 0x00 || A[8–31]).
6. Each word in this address range is aliased to the PCI CONFIG_ADDR register. See Section 7.4.5.2,
“Accessing the PCI Configuration Space,” for more information.
7 Each word in this address range is aliased to the PCI CONFIG_DATA register. See Section 7.4.5.2,
“Accessing the PCI Configuration Space,” for more information.
Table 3-8. Emulation Mode Address Map—PCI Memory Master View
PCI Memory Transaction Address Range
60x Address Range
Definition
Hex
Decimal
00000000
0009FFFF
0
640K – 1
00000000–0009FFFF
System memory space
000A0000
000FFFFF
640K
1M – 1
000A0000–000FFFFF
Compatibility hole
1
00100000
Programm-
able
10
1M
Programm-
able
10
00100000–Programmable
10
System memory space
10
Programm-
able
10
FFFFFFFF
Programm-
able
10
4G – 1
No system memory cycle
PCI memory space
10
Table 3-9. Emulation Mode Address Map—PCI I/O Master View
PCI I/O Transaction Address Range
60x Address Range
Definition
Hex
Decimal
00000000
0000FFFF
0
64K – 1
No system memory cycle
PCI/ISA I/O space
00010000
007FFFFF
64K
8M – 1
No system memory cycle
Reserved
00800000
00BFFFFF
8M
12M – 1
No system memory cycle
PCI I/O space
00C00000
FFFFFFFF
12M
4G – 1
No system memory cycle
Reserved