MOTOROLA
Tables
xxi
TABLES
Table
Number
Title
Page
Number
i
2-1
2-2
2-3
2-4
3-1
3-2
3-3
3-4
3-5
3-6
3-7
3-8
3-9
3-10
3-11
3-12
3-13
3-14
Acronyms and Abbreviated Terms......................................................................xxviii
MPC106 Signal Cross Reference............................................................................2-3
Output Signal States during System Reset..............................................................2-8
Data Bus Byte Lane Assignments.........................................................................2-13
PCI Command Encodings .....................................................................................2-34
Address Map A—Processor View...........................................................................3-2
Address Map A—PCI Memory Master View.........................................................3-2
Address Map A—PCI I/O Master View .................................................................3-3
Address Map B—Processor View...........................................................................3-8
Address Map B—PCI Memory Master View.........................................................3-8
Address Map B—PCI I/O Master View..................................................................3-9
Emulation Mode Address Map—Processor View ................................................3-11
Emulation Mode Address Map—PCI Memory Master View...............................3-12
Emulation Mode Address Map—PCI I/O Master View .......................................3-12
MPC106 Configuration Registers .........................................................................3-19
PCI Configuration Space Header Summary..........................................................3-22
Bit Settings for PCI Command Register—0x04 ...................................................3-23
Bit Settings for PCI Status Register—0x06 ..........................................................3-25
Bit Settings for Power Management Configuration
Register 1—0x70.............................................................................................3-26
Bit Settings for Power Management Configuration Register 2—0x72.................3-28
Bit Settings for ECC Single-Bit Error Counter Register—0xB8..........................3-29
Bit Settings for ECC Single-Bit Error Trigger Register—0xB9...........................3-29
Bit Settings for Error Enabling Register 1 (ErrEnR1)—0xC0..............................3-30
Bit Settings for Error Enabling Register 2 (ErrEnR2)—0xC4..............................3-31
Bit Settings for Error Detection Register 1 (ErrDR1)—0xC1 ..............................3-33
Bit Settings for Error Detection Register 2 (ErrDR2)—0xC5 ..............................3-34
Bit Settings for 60x Bus Error Status Register—0xC3.........................................3-35
Bit Settings for PCI Bus Error Status Register—0xC7.........................................3-35
Bit Settings for 60x/PCI Error Address Register—0xC8......................................3-36
Bit Settings for Memory Starting Address Registers 1 and 2 ...............................3-37
Bit Settings for Extended Memory Starting Address Registers 1 and 2 ...............3-38
Bit Settings for Memory Ending Address Registers 1 and 2.................................3-39
Bit Settings for Extended Memory Ending Address Registers 1 and 2 ................3-40
Bit Settings for Memory Bank Enable Register—0xA0.......................................3-41
Bit Settings for Memory Page Mode Register—0xA3..........................................3-42
Bit Settings for MCCR1—0xF0............................................................................3-43
Bit Settings for MCCR2—0xF4............................................................................3-45
Bit Settings for MCCR3—0xF8............................................................................3-47
3-15
3-16
3-17
3-18
3-19
3-20
3-21
3-22
3-23
3-24
3-25
3-26
3-27
3-28
3-29
3-30
3-31
3-32
3-33