MOTOROLA
Contents
xi
CONTENTS
Paragraph
Number
Title
Page
Number
6.5
6.5.1
6.5.2
6.5.3
6.5.4
6.5.4.1
ROM/Flash Interface Operation ........................................................................6-60
ROM/Flash Cacheability ...............................................................................6-63
64-Bit ROM/Flash Interface Timing .............................................................6-63
Eight-Bit ROM/Flash Interface Timing.........................................................6-65
ROM/Flash Interface Write Operations.........................................................6-67
ROM/Flash Interface Write Timing ..........................................................6-67
Chapter 7
PCI Bus Interface
7.1
7.1.1
7.1.2
7.2
7.3
7.3.1
7.3.2
7.3.3
7.3.3.1
7.3.3.2
7.3.3.3
7.3.4
7.3.5
7.3.6
7.4
7.4.1
7.4.2
7.4.3
7.4.3.1
7.4.3.2
7.4.4
7.4.5
7.4.5.1
7.4.5.2
7.4.6
7.4.6.1
7.4.6.2
7.5
7.5.1
7.5.2
7.5.3
7.5.4
PCI Interface Overview .......................................................................................7-1
The MPC106 as a PCI Master .........................................................................7-2
The MPC106 as a PCI Target..........................................................................7-2
PCI Bus Arbitration.............................................................................................7-3
PCI Bus Protocol..................................................................................................7-3
Basic Transfer Control.....................................................................................7-3
PCI Bus Commands.........................................................................................7-4
Addressing.......................................................................................................7-6
Memory Space Addressing..........................................................................7-6
I/O Space Addressing..................................................................................7-7
Configuration Space Addressing.................................................................7-7
Device Selection..............................................................................................7-7
Byte Alignment................................................................................................7-8
Bus Driving and Turnaround...........................................................................7-8
PCI Bus Transactions...........................................................................................7-8
Read Transactions............................................................................................7-9
Write Transactions.........................................................................................7-10
Transaction Termination................................................................................7-11
Master-Initiated Termination.....................................................................7-11
Target-Initiated Termination .....................................................................7-12
Fast Back-to-Back Transactions....................................................................7-14
Configuration Cycles.....................................................................................7-15
The PCI Configuration Space Header .......................................................7-15
Accessing the PCI Configuration Space....................................................7-16
Other Bus Transactions..................................................................................7-21
Interrupt Acknowledge Transactions.........................................................7-21
Special-Cycle Transactions .......................................................................7-22
Exclusive Access ...............................................................................................7-23
Starting an Exclusive Access.........................................................................7-23
Continuing an Exclusive Access....................................................................7-24
Completing an Exclusive Access...................................................................7-24
Attempting to Access a Locked Target..........................................................7-24