MOTOROLA
Contents
vii
CONTENTS
Paragraph
Number
Title
Page
Number
2.2.6.6
2.2.6.7
2.2.7
2.2.7.1
2.2.7.2
2.2.7.3
2.2.7.4
2.2.7.5
2.2.8
2.2.8.1
2.2.8.2
2.2.8.3
2.2.8.4
2.3
Suspend (SUSPEND)—Input....................................................................2-42
System Clock (SYSCLK)—Input..............................................................2-42
IEEE 1149.1 Interface Signals.......................................................................2-42
JTAG Test Clock (TCK)—Input...............................................................2-42
JTAG Test Data Output (TDO)—Output..................................................2-42
JTAG Test Data Input (TDI)—Input.........................................................2-43
JTAG Test Mode Select (TMS)—Input....................................................2-43
JTAG Test Reset (TRST)—Input..............................................................2-43
Configuration Signals....................................................................................2-43
Address Map (DBG0)—Input ...................................................................2-43
ROM Bank 0 Data Path Width (FOE)—Input ..........................................2-44
Clock Mode (PLL[0–3])—Input................................................................2-44
ROM Location (RCS0)—Input .................................................................2-44
Clocking.............................................................................................................2-44
Chapter 3
Device Programming
3.1
3.1.1
3.1.2
3.1.3
3.2
3.2.1
3.2.1.1
3.2.1.2
3.2.2
3.2.3
3.2.3.1
3.2.3.2
3.2.4
3.2.5
3.2.5.1
3.2.5.2
3.2.5.3
3.2.5.4
3.2.6
3.2.6.1
3.2.6.2
3.2.6.3
3.2.6.4
3.2.7
Address Maps.......................................................................................................3-1
Address Map A................................................................................................3-1
Address Map B ................................................................................................3-7
Emulation Mode Address Map......................................................................3-11
Configuration Registers.....................................................................................3-15
Configuration Register Access ......................................................................3-15
Configuration Register Access in Little-Endian Mode .............................3-15
Configuration Register Access in Big-Endian Mode ................................3-17
Configuration Register Summary..................................................................3-19
PCI Registers .................................................................................................3-22
PCI Command Register.............................................................................3-23
PCI Status Register....................................................................................3-24
Power Management Configuration Registers (PMCRs)................................3-26
Error Handling Registers...............................................................................3-29
ECC Single-Bit Error Registers.................................................................3-29
Error Enabling Registers............................................................................3-30
Error Detection Registers ..........................................................................3-32
Error Status Registers................................................................................3-34
Memory Interface Configuration Registers...................................................3-36
Memory Boundary Registers.....................................................................3-36
Memory Bank Enable Register..................................................................3-40
Memory Page Mode Register....................................................................3-41
Memory Control Configuration Registers.................................................3-42
Processor Interface Configuration Registers .................................................3-51