
1-16
ColdFire CF4e Core User’s Manual
For More Information On This Product,
Go to: www.freescale.com
Instruction Set Overview
1.9.1 Instruction Set Summary
Table 1-5 lists user-mode instructions by opcode.
1
Operand sizes in this column reflect only newly supported operand sizes for existing instructions (Bcc,
BRA, BSR, CMP, CMPA, CMPI, and MOVE)
Table 1-5. User-Mode Instruction Set Summary
Instruction
Operand Syntax
Operand Size
Operation
ADD
ADDA
Dy,<ea>x
<ea>y,Dx
<ea>y,Ax
L
L
L
Source + Destination
→
Destination
ADDI
ADDQ
#<data>,Dx
#<data>,<ea>x
L
L
Immediate Data + Destination
→
Destination
ADDX
Dy,Dx
L
Source + Destination + CCR[X]
→
Destination
AND
<ea>y,Dx
Dy,<ea>x
L
L
Source
&
Destination
→
Destination
ANDI
#<data>, Dx
L
Immediate Data
&
Destination
→
Destination
ASL
Dy,Dx
#<data>,Dx
L
L
CCR[X,C]
←
(Dx << Dy)
←
0
CCR[X,C]
←
(Dx << #<data>)
←
0
ASR
Dy,Dx
#<data>,Dx
L
L
msb
→
(Dx >> Dy)
→
CCR[X,C]
msb
→
(Dx >> #<data>)
→
CCR[X,C
Bcc
<label>
B, W, L
If Condition True, Then PC + d
n
→
PC
~ (<bit number> of Destination)
→
CCR[Z]
→
<bit number> of Destination
BCHG
Dy,<ea>x
#<data>,<ea>x
B, L
B, L
BCLR
Dy,<ea>x
#<data>,<ea>x
B, L
B, L
~ (<bit number> of Destination)
→
CCR[Z];
0
→
<bit number> of Destination
BRA
<label>
B, W, L
PC + d
n
→
PC
~ (<bit number> of Destination)
→
CCR[Z];
1
→
<bit number> of Destination
BSET
Dy,<ea>x
#<data>,<ea>x
B, L
B, L
BSR
<label>
B, W, L
SP – 4
→
SP; nextPC
→
(SP); PC + d
n
→
PC
~ (<bit number> of Destination)
→
CCR[Z]
BTST
Dy,<ea>x
#<data>,<ea>x
B, L
B, L
CLR
<ea>x
B, W, L
0
→
Destination
CMP
CMPA
<ea>y,Dx
<ea>y,Ax
B, W, L
W, L
Destination – Source
→
CCR
CMPI
#<data>,Dx
B, W, L
Destination – Immediate Data
→
CCR
DIVS/DIVU
<ea>y,Dx
W, L
Destination / Source
→
Destination
(Signed or Unsigned)
EOR
Dy,<ea>x
L
Source ^
Destination
→
Destination
EORI
#<data>,Dx
L
Immediate Data ^ Destination
→
Destination
EXT
EXTB
Dx
Dx
Dx
B
→
W
W
→
L
B
→
L
Sign-Extended Destination
→
Destination
F
Freescale Semiconductor, Inc.
n
.