11-66
ColdFire CF4e Core User’s Manual
For More Information On This Product,
Go to: www.freescale.com
ColdFire Debug History
if Address_breakpoint {&& Data_breakpoint} is triggered
then respond using user-defined configuration
Two-level triggers of the form:
if PC_breakpoint is triggered
then if Address_breakpoint {&& Data_breakpoint} is triggered
then respond using user-defined configuration
if Address_breakpoint {&& Data_breakpoint} is triggered
then if PC_breakpoint is triggered
then respond using user-defined configuration
The data_breakpoint can be included as an optional part of an address breakpoint.
The ColdFire debug architecture was created to provide this set of functionality
without
requiring the traditional connection to the external system bus. Rather, the functionality is
provided using only a connection to a Motorola-defined 26-pin debug connector. By
providing the required debug signals in customer-specific designs, standard third-party
emulators can be used for debug of these designs.
NOTE:
The baseline debug functionality is described in any of the
ColdFire MCF52xx User’s Manuals
, which are available as
PDF files at: http://www.motorola.com/ColdFire/. As an
example, see the debug section of the
MCF5272 User’s
Manual
located under MCF5272 Product Information.
Implementation of the original debug module produced design requiring approximately
34,000 transistors, 22,500 for the BDM/real-time debug function, 7,500 for the DDATA
module, and 4,000 for the PC breakpoint logic in the processor.
11.8.2 ColdFire Debug Revision B
During development of the Version 3 ColdFire design, there were a number of
enhancements to the original debug functionality requested by customers and third-party
developers. These requests resulted in an expanded set of debug functionality named
Revision B.
The Rev. B enhancements are as follows:
Addition of a BDM
SYNC
_
PC
command to display the processor’s current PC
Creation of more flexible hardware breakpoint triggers, i.e., support for “OR”
combinations
Removal of the restrictions involving concurrent hardware breakpoint use and
BDM command activity
Redefinition of the processor status values for the RTS instruction
F
Freescale Semiconductor, Inc.
n
.