Chapter 6. Instruction Pipeline and Timing
For More Information On This Product,
Go to: www.freescale.com
6-29
Instruction Execution Times
Execution times for moving the contents of the ACC, ACCext[01,23], MACSR, or MASK
into a destination location <ea>x in this table represent the best-case scenario when the
store is executed and no load, copy, MAC, or MSAC instructions are in the EMAC
execution pipeline. In general, these store operations require only a single cycle for
execution, but if preceded immediately by a load, copy, MAC, or MSAC instruction, the
depth of the EMAC pipeline is exposed and the execution time is 4 cycles.
Table 6-15. EMAC Instruction Execution Times
Opcode
<ea>y
Effective Address
Rn
(An)
(An)+
-(An)
(d16,An)
(d16,PC)
(d8,An,Xi*SF)
(d8,PC,Xi*SF)
xxx.wl
#xxx
mac.l
Ry,Rx,ACCx
1(0/0)
—
—
—
—
—
—
—
mac.l
Ry,Rx,<ea>,Rw,ACCx
—
1(1/0)
1(1/0)
1(1/0)
1(1/0)
1
1
Effective address of (d16,PC) not supported.
Storing the accumulator requires 1 additional clock cycle when saturation is enabled, or fractional rounding is
performed (MACSR[7:4] = 1---, -11-, --11).
—
—
—
mac.w
Ry,Rx,ACCx
1(0/0)
—
—
—
—
—
—
—
mac.w
Ry,Rx,<ea>,Rw,ACCx
—
1(1/0)
1(1/0)
1(1/0)
1(1/0)
1
—
—
—
mov.l
<ea>y,ACCx
1(0/0)
—
—
—
—
—
—
1(0/0)
mov.l
ACCy,ACCx
1(0/0)
—
—
—
—
—
—
—
mov.l
<ea>y,MACSR
8(0/0)
—
—
—
—
—
—
8(0/0)
mov.l
<ea>y,MASK
7(0/0)
—
—
—
—
—
—
7(0/0)
mov.l
<ea>y,ACCext01
1(0/0)
—
—
—
—
—
—
1(0/0)
mov.l
<ea>y,ACCext23
1(0/0)
—
—
—
—
—
—
1(0/0)
mov.l
ACCx,<ea>x
1(0/0)
2
2
—
—
—
—
—
—
—
mov.l
MACSR,<ea>x
1(0/0)
—
—
—
—
—
—
—
mov.l
MASK,<ea>x
1(0/0)
—
—
—
—
—
—
—
mov.l
ACCext01,<ea>x
1(0/0)
—
—
—
—
—
—
—
mov.l
ACCext23,<ea>x
1(0/0)
—
—
—
—
—
—
—
msac.l
Ry,Rx,ACCx
1(0/0)
—
—
—
—
—
—
—
msac.l
Ry,Rx,<ea>,Rw,ACCx
—
1(1/0)
1(1/0)
1(1/0)
1(1/0)
1
—
—
—
msac.w
Ry,Rx,ACCx
1(0/0)
—
—
—
—
—
—
—
msac.w
Ry,Rx,<ea>,Rw,ACCx
—
1(1/0)
1(1/0)
1(1/0)
1(1/0)
1
—
—
—
muls.l
<ea>y,Dx
4(0/0)
4(1/0)
4(1/0)
4(1/0)
4(1/0)
—
—
—
muls.w
<ea>y,Dx
4(0/0)
4(1/0)
4(1/0)
4(1/0)
4(1/0)
5(1/0)
4(1/0)
4(0/0)
mulu.l
<ea>y,Dx
4(0/0)
4(1/0)
4(1/0)
4(1/0)
4(1/0)
—
—
—
mulu.w
<ea>y,Dx
4(0/0)
4(1/0)
4(1/0)
4(1/0)
4(1/0)
5(1/0)
4(1/0)
4(0/0)
F
Freescale Semiconductor, Inc.
n
.