
xxiv
ColdFire CF4e Core User’s Manual
For More Information On This Product,
Go to: www.freescale.com
Organization
Chapter 5, “Enhanced Multiply-Accumulate Unit (EMAC),” describes the
functionality, microarchitecture, and performance of the enhanced
multiply-accumulate (EMAC) unit in the ColdFire family of processors.
Chapter 6, “Instruction Pipeline and Timing,” describes performance features of the
CF4e ColdFire processor pipeline structure. It is intended as a guide for developing
compilers or optimizing assembly language application code. It describes the basic
CF4e pipeline strategy, contrasting it with Version 2 and 3 designs. It also provides
performance-related details of the instruction fetch and operand execution pipelines
(IFP and OEP).
Chapter 7, “Exception Processing,” describes CFe exception processing, focusing
on differences from previous ColdFire versions. In particular, additional encodings
have been added to the fault status (FS) field in the exception stack frame to indicate
exceptions related to translation lookaside buffers (TLBs). This provides CF4e core
designs with precise, recoverable faults for all K-Bus references to support
demand-paged memory accesses.
Chapter 8, “Local Memory,” describes the implementation of the V4 local memory
specification, which implements a Harvard memory architecture, including separate
caches, ROM, RAM, and the necessary buses and registers to support instruction
and data memory. This chapter consists of the following major sections:
— Section 8.5, “SRAM Overview,” describes the on-chip static RAM (SRAM)
implementation. It covers general operations, configuration, and initialization. It
also provides information and examples showing how to minimize power
consumption when using the SRAM.
— Section 8.6, “ROM Overview,” describes the on-chip ROM implementation. It
covers general operations, configuration, and initialization. It also provides
information and examples showing how to minimize power consumption when
using the ROM.
— Section 8.7, “Cache Overview,” describes the cache implementation, including
organization, configuration, and coherency. It describes cache operations and
how the caches interface with other memory structures.
Chapter 9, “Core Interface,” describes the CF4e core interface and provides an
overview of the functional operation of the master bus (M-Bus).
Chapter 10, “Memory Management Unit (MMU),” describes the ColdFire virtual
memory management unit (MMU), which provides virtual-to-physical address
translation and memory access control.
Chapter 11, “Debug Support,” describes the Revision D enhanced hardware debug
support in the ColdFire Version 4. This revision of the ColdFire debug architecture
encompasses earlier revisions. An expanded set of debug functionality is defined as
Revision B (or Rev. B). The further enhanced debug architecture implemented in the
Version 4 ColdFire is known as Revision C (or Rev. C).
F
Freescale Semiconductor, Inc.
n
.