
8-20
ColdFire CF4e Core User’s Manual
For More Information On This Product,
Go to: www.freescale.com
Local Memory Connection Specification
All data cache data arrays are 32 bits wide. The nsocwrdata[31:0] signals are the data array
input data and oclvl0do[31:0], oclvl1do[31:0], oclvl2do[31:0], and oclvl3do[31:0] are the
data array output data for all sizes and levels of data cache.
All data cache tag arrays are 24 bits wide. The nsoaddrt[31:9] signals are the tag array input
data and octag3do[31:9], octag2do[31:9], octag1do[31:9], and octag0do[31:9] are the tag
array output data for all sizes of data cache.
The nsorowst[9:0] signals are the array address for the tag arrays. The nsorowsd[11:0]
signals are the array address for the data arrays. The data cache controller provides enough
address bits for the largest supported cache sizes.
The array address is connected as shown in Table 8-18 for all supported data cache data
array sizes.
Output
nsosv
Next-state O-Cache tag valid bit
Output
nsoendb
Next-state O-Cache data enable
Output
nsowrtdb
[3:0]
Next-state O-Cache data write level
Output
nsowtbyted
[3:0]
Next-state O-Cache data byte write
Output
nsorowsd
[11:0]
Next-state O-Cache data address
Output
nsocwrdata
[31:0]
Next-state O-Cache write data
Input
octag3do
[31:9]
O-Cache level 3 tag data output
Input
ocw3do
O-Cache level 3 written bit output
Input
ocv3do
O-Cache level 3 valid bit output
Input
octag2do
[31:9]
O-Cache level 2 tag data output
Input
ocw2do
O-Cache level 2 written bit output
Input
ocv2do
O-Cache level 2 valid bit output
Input
octag1do
[31:9]
O-Cache level 1 tag data output
Input
ocw1do
O-Cache level 1 written bit output
Input
ocv1do
O-Cache level 1 valid bit output
Input
octag0do
[31:9]
O-Cache level 0 tag data output
Input
ocw0do
O-Cache level 0 written bit output
Input
ocv0do
O-Cache level 0 valid bit output
Input
oclvl3do
[31:0]
O-Cache level 3 data output
Input
oclvl2do
[31:0]
O-Cache level 2 data output
Input
oclvl1do
[31:0]
O-Cache level 1 data output
Input
oclvl0do
[31:0]
O-Cache level 0 data output
Table 8-17. Data Cache Memory Array Connections (Continued)
Direction/Size
Signal Name
Bus Width
Definition
F
Freescale Semiconductor, Inc.
n
.