
Chapter 11. Debug Support
For More Information On This Product,
Go to: www.freescale.com
11-25
Programming Model
11.4.9.1 Resulting Set of Possible Trigger Combinations
The resulting set of possible breakpoint trigger combinations consist of the following
options where || denotes logical OR, && denotes logical AND, and {} denotes an optional
additional trigger term:
One-level triggers of the form:
if
if
if
(PC_breakpoint)
(PC_breakpoint||Address_breakpoint{&& Data_breakpoint})
(PC_breakpoint||Address_breakpoint{&& Data_breakpoint}
||
Address1_breakpoint{&& Data1_breakpoint})
if
if
(Address_breakpoint
((Address_breakpoint
||
{&& Data_breakpoint})
{&& Data_breakpoint})
(Address1_breakpoint{&& Data1_breakpoint}))
if
(Address1_breakpoint
{&& Data1_breakpoint})
Two-level triggers of the form:
if
(PC_breakpoint)
then if
(Address_breakpoint{&& Data_breakpoint})
if
(PC_breakpoint)
then if
(Address_breakpoint{&& Data_breakpoint}
Address1_breakpoint{&& Data1_breakpoint})
||
if
(PC_breakpoint)
then if
(Address1_breakpoint{&& Data1_breakpoint})
if
(Address_breakpoint
then if
{&& Data_breakpoint})
(Address1_breakpoint{&& Data1_breakpoint})
if
(Address1_breakpoint
then if
{&& Data1_breakpoint})
(Address_breakpoint{&& Data_breakpoint})
if
(Address_breakpoint
then if
{&& Data_breakpoint})
(PC_breakpoint)
if
(Address1_breakpoint
then if
{&& Data1_breakpoint})
(PC_breakpoint)
if
(Address_breakpoint
then if
{&& Data_breakpoint})
(PC_breakpoint
20–18/
4–2
EA
x
Enable address bits. Setting an EA
x
bit enables the corresponding address breakpoint. If all three
bits are cleared, this breakpoint is disabled.
20/4
EAI
Enable address breakpoint inverted. Breakpoint is based outside the range between
ABLR1 and ABHR1. Trigger if address > ABHR or if address < ABLR.
19/3
EAR
Enable address breakpoint range. Breakpoint is based on the range defined between
ABLR1 and ABHR1. Trigger if address
≥
ABHR or if address
≤
ABLR.
18/2
EAL
Enable address breakpoint low. The breakpoint is based on the address in ABLR1. Trigger
if address = ABLR.
17–16,
1–0
—
Reserved, should be cleared.
Table 11-19. XTDR Field Descriptions (Continued)
Bits
Name
Description
F
Freescale Semiconductor, Inc.
n
.