Appendix A. Core Interface Timing Characteristics
For More Information On This Product,
Go to: www.freescale.com
A-5
find(port,”oclvl3do[*]”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.66 ) } -clock “VCLK”
find(port,”oclvl2do[*]”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.66 ) } -clock “VCLK”
find(port,”oclvl1do[*]”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.66 ) } -clock “VCLK”
find(port,”oclvl0do[*]”)
set_input_delay { 0.00 } -clock “VCLK” find(port,”enspecialkram”)
set_input_delay { 0.00 } -clock “VCLK” find(port,”kram0size[*]”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.66 ) } -clock “VCLK”
find(port,”kram0do[*]”)
set_input_delay { 0.00 } -clock “VCLK” find(port,”kram1size[*]”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.66 ) } -clock “VCLK”
find(port,”kram1do[*]”)
set_input_delay { 0.00 } -clock “VCLK” find(port,”krom0size[*]”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.66 ) } -clock “VCLK”
find(port,”krom0do[*]”)
set_input_delay { 0.00 } -clock “VCLK” find(port,”krom0vldrst”)
set_input_delay { 0.00 } -clock “VCLK” find(port,”krom1size[*]”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.66 ) } -clock “VCLK”
find(port,”krom1do[*]”)
set_input_delay { 0.00 } -clock “VCLK” find(port,”krom1vldrst”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.75 ) } -clock “VCLK”
find(port,”mrstib”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.75 ) } -clock “VCLK”
find(port,”dsclk”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.75 ) } -clock “VCLK”
find(port,”dsdi”)
set_input_delay { REGDELAY + ( clk_logic_period * 0.75 ) } -clock “VCLK”
find(port,”mbkptb”)
set_load -pin_load 0.5 all_outputs()
/* Set max_fanout so timing can be characterized for toolkit */
set_max_fanout 1 all_inputs() - find(clock, “*”)
/* Ensure all outputs are buffered */
set_max_fanout default_max_fanout current_design
set_fanout_load default_max_fanout all_outputs()
/* to improve timing on illegalInst_ied, flatten CF4CpuIfpEarlyDecode: */
set_flatten true -design find(design,”CF4CpuIfpEarlyDecode*”) -effort medium
F
Freescale Semiconductor, Inc.
n
.