ILLUSTRATIONS
Figure
Number
Title
Page
Number
Illustrations
xv
1-1
1-2
1-3
1-4
1-5
1-7
1-6
1-8
1-9
2-1
2-2
2-3
2-4
2-5
2-6
2-7
2-8
2-9
4-1
4-2
4-3
4-4
4-5
4-6
4-7
4-8
4-9
4-10
4-11
4-12
4-13
5-1
5-2
5-3
5-4
5-5
CF4e Core Block Diagram............................................................................................1-3
V4 Core Block Diagram...............................................................................................1-4
ColdFire Programming Model......................................................................................1-6
Organization of Integer Data Format in Data Registers .............................................1-10
Organization of Integer Data Formats in Address Registers......................................1-10
Two’s Complement, Signed Fractional Equation.......................................................1-11
Memory Operand Addressing.....................................................................................1-11
Floating-Point Data Formats.......................................................................................1-12
Mantissa......................................................................................................................1-12
Programming Model.....................................................................................................2-2
User Programming Model.............................................................................................2-4
Condition Code Register (CCR)...................................................................................2-5
EMAC Register Set.......................................................................................................2-6
Floating-Point Programmer’s Model............................................................................2-7
Supervisor Programming Model...................................................................................2-8
Status Register (SR)......................................................................................................2-8
Vector Base Register (VBR).........................................................................................2-9
Module Base Address Register (MBAR) ...................................................................2-11
Floating-Point Data Formats.........................................................................................4-3
Mantissa........................................................................................................................4-4
Normalized Number Format.........................................................................................4-4
Zero Format ..................................................................................................................4-4
Infinity Format..............................................................................................................4-5
Not-a-Number Format ..................................................................................................4-5
Denormalized Number Format.....................................................................................4-5
Floating-Point Programmer’s Model............................................................................4-7
Floating-Point Control Register (FPCR) ......................................................................4-8
Floating-Point Status Register (FPSR).........................................................................4-9
Intermediate Result Format.........................................................................................4-12
Rounding Algorithm Flowchart..................................................................................4-14
Floating-Point State Frame Contents..........................................................................4-26
Multiply-Accumulate Functionality Diagram...............................................................5-2
Infinite Impulse Response (IIR) Filter..........................................................................5-3
Four-Tap FIR Filter.......................................................................................................5-3
Fractional Alignment....................................................................................................5-4
Signed and Unsigned Integer Alignment......................................................................5-5
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.