
Chapter 11. Debug Support
For More Information On This Product,
Go to: www.freescale.com
11-21
Programming Model
Table 11-16 describes PBR, PBR1, PBR2, and PBR3 fields.
Figure 11-11 shows PBMR.
Table 11-17 describes PBMR fields.
11.4.8 Trigger Definition Register (TDR)
The TDR, shown in Table 11-13, configures the operation of the hardware breakpoint
logic that corresponds with the ABHR/ABLR/AATR, PBR/PBR1/PBR2/PBR3/PBMR,
and DBR/DBMR registers within the debug module. In conjunction with the XTDR and
its associated debug registers, TDR controls the actions taken under the defined
31
1
0
Field
Program Counter
V
1
Reset
—
0
R/W Write. PC breakpoint registers are accessible in supervisor mode using the WDEBUG instruction and
through the BDM port using the
RDMREG
and
WDMREG
commands using values shown in Section 11.5.3.3,
“Command Set Descriptions.”
DRc[4–0]
0x08 (PBR); 0x18 (PBR1); 0x1A (PBR2); 0x1B (PBR3)
1
PBR does not have a valid bit. PBR[0] is read as 0 and should be cleared.
Figure 11-11. Program Counter Breakpoint Registers (PBR, PBR1, PBR2, PBR3)
Table 11-16. PBR, PBR1, PBR2, PBR3 Field Descriptions
Bits
Name
Description
31–1
Address
PC breakpoint address. The 31-bit address to be compared with the PC as a breakpoint trigger.
PBR does not have a valid bit.
0
V
Valid. Breakpoint registers are compared with the processor’s program counter register when the
appropriate valid bit is set and TDR or XTDR are configured appropriately. This bit is not
implemented on PBR.
31
0
Field
Mask
Reset
—
R/W Write. PBMR is accessible in supervisor mode as debug control register 0x09 using the WDEBUG
instruction and via the BDM port using the
WDMREG
command.
DRc[4–0]
0x09
Figure 11-12. Program Counter Breakpoint Mask Register (PBMR)
Table 11-17. PBMR Field Descriptions
Bits
Name
Description
31–0
Mask
PC breakpoint mask. A zero in a bit position causes the corresponding PBR bit to be compared to
the appropriate PC bit. Set PBMR bits cause PBR bits to be ignored.
F
Freescale Semiconductor, Inc.
n
.