Chapter 11. Debug Support
For More Information On This Product,
Go to: www.freescale.com
11-1
Chapter 11
Debug Support
This chapter describes the Revision D enhanced hardware debug support in the ColdFire
Version 4. This revision of the ColdFire debug architecture encompasses earlier revisions.
An expanded set of debug functionality is defined as Revision B (or Rev. B). The further
enhanced debug architecture implemented in the Version 4 ColdFire is known as
Revision C (or Rev. C).
11.1 Overview
The debug module interface is shown in Figure 11-1.
Figure 11-1. Processor/Debug Module Interface
Debug support is divided into three areas:
Real-time trace support: The ability to determine the dynamic execution path
through an application is fundamental for debugging. The ColdFire solution
implements an 8-bit parallel output bus that reports processor execution status and
data to an external BDM emulator system. See Section 11.3, “Real-Time Trace
Support.”
Background debug mode (BDM): Provides low-level debugging in the ColdFire
processor complex. In BDM, the processor complex is halted and a variety of
commands can be sent to the processor to access memory and registers. The
external BDM emulator uses a three-pin, serial, full-duplex channel. See
Section 11.5, “Background Debug Mode (BDM),” and Section 11.4,
“Programming Model.”
ColdFire CPU Core
Debug Module
High-speed
local bus
Communication Port
DSCLK, DSI, DSO
Control
BKPT
Trace Port
PSTDDATA[7:0]
PSTCLK
F
Freescale Semiconductor, Inc.
n
.