ILLUSTRATIONS
Figure
Number
Title
Page
Number
Illustrations
xvii
9-12
10-1
10-2
10-3
10-4
10-5
10-6
10-7
10-8
10-9
10-10
10-11
11-1
11-2
11-3
11-4
11-5
11-6
11-7
11-8
11-9
11-10
11-11
11-12
11-13
11-14
11-15
11-16
11-17
11-18
11-19
11-20
11-21
11-23
11-22
11-25
11-24
11-27
11-26
11-28
11-29
11-30
11-31
Multiplexed M-Bus Operation....................................................................................9-17
CF4e Processor Core Block with MMU.....................................................................10-3
Exception Stack Frame...............................................................................................10-8
MMU Base Address Register...................................................................................10-11
MMU Control Register (MMUCR)..........................................................................10-12
MMU Operation Register (MMUOR)......................................................................10-13
MMU Status Register (MMUSR).............................................................................10-14
MMU Fault, Test, or TLB Register (MMUAR).......................................................10-15
MMU Read/Write TLB Tag Register (MMUTR)....................................................10-16
MMU Read/Write TLB Data Register......................................................................10-16
K-Bus Address and Attributes Generation ...............................................................10-19
Version 4 ColdFire MMU Harvard TLB..................................................................10-22
Processor/Debug Module Interface.............................................................................11-1
PSTCLK Timing.........................................................................................................11-4
PSTDDATA: Single-Cycle Instruction Timing..........................................................11-5
Example JMP Instruction Output on PSTDDATA.....................................................11-8
Debug Programming Model .....................................................................................11-11
Address Attribute Trigger Registers (AATR, AATR1)............................................11-14
Address Breakpoint Registers (ABLR, ABHR, ABLR1, ABHR1)..........................11-15
BDM Address Attribute Register (BAAR)...............................................................11-16
Configuration/Status Register (CSR)........................................................................11-17
Data Breakpoint/Mask Registers (DBR/DBR1 and DBMR/DBMR1).....................11-19
Program Counter Breakpoint Registers (PBR, PBR1, PBR2, PBR3)......................11-21
Program Counter Breakpoint Mask Register (PBMR).............................................11-21
Trigger Definition Register (TDR)...........................................................................11-22
Extended Trigger Definition Register (XTDR)........................................................11-24
PC Breakpoint ASID Control Register (PBAC).......................................................11-26
PC Breakpoint ASID Register (PBASID)................................................................11-27
Maximum BDM Serial Interface Timing .................................................................11-30
Receive BDM Packet................................................................................................11-30
Transmit BDM Packet..............................................................................................11-31
BDM Command Format...........................................................................................11-33
Command Sequence Diagram...................................................................................11-34
rareg/rdreg Command Sequence...............................................................................11-36
rareg/rdreg Command Format...................................................................................11-36
wareg/wdreg Command Sequence............................................................................11-37
wareg/wdreg Command Format ...............................................................................11-37
read Command Sequence..........................................................................................11-38
read Command/Result Formats.................................................................................11-38
write Command Format............................................................................................11-39
write Command Sequence........................................................................................11-40
dump Command/Result Formats..............................................................................11-41
dump Command Sequence .......................................................................................11-42
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.