
vi
PowerPC Microprocessor Family: The Bus Interface for 32-Bit Microprocessors
CONTENTS
Paragraph
Number
Title
Page
Number
3.3.1.2
3.3.2
3.3.3
3.3.4
3.3.4.1
3.3.4.2
3.4
Using the
Data Bus Write Only......................................................................................3-22
Data Transfer..................................................................................................3-22
Data Transfer Termination.............................................................................3-23
Normal Single-Beat Termination...............................................................3-24
Data Transfer Termination Due to a Bus Error..........................................3-26
Timing Examples................................................................................................3-28
DBB
Signal ................................................................................3-21
Chapter 4
Memory Coherency
4.1
4.1.1
4.1.2
4.1.3
4.1.4
4.1.5
4.2
4.3
4.4
4.5
4.5.1
4.5.2
4.5.3
4.6
4.6.1
4.6.2
4.6.2.1
4.7
4.7.1
4.7.2
4.7.3
4.7.4
4.7.5
4.7.6
4.7.7
4.7.8
4.7.9
4.7.10
4.7.11
4.7.12
4.7.13
Overview of Cache Implementations...................................................................4-1
PowerPC 601 Processor Cache Organization...................................................4-2
PowerPC 603 Processor Cache Organization...................................................4-3
PowerPC 603e Processor Cache Enhancements ..............................................4-3
PowerPC 604 Processor Cache Organization...................................................4-4
PowerPC 604e Processor Cache Enhancements ..............................................4-5
Cache Coherency Overview.................................................................................4-5
Memory Coherency—MESI Protocol..................................................................4-6
Coherency Timing................................................................................................4-9
Coherency Protocol..............................................................................................4-9
PowerPC 603 Processor
lwarx/stwcx.
Implementation.................................4-11
Cache Set Element Signals.............................................................................4-11
Address Retry Sources ...................................................................................4-11
Memory Coherency Actions—PowerPC 60x Processor-Initiated Operations...4-12
Cache Control Instructions.............................................................................4-12
TLB Invalidate Entry Instruction Processing.................................................4-14
TLBIE Bus Operation ................................................................................4-14
Descriptions of Bus Transactions and Snoop Responses...................................4-14
General Comments on 60x Snooping.............................................................4-14
Clean Block....................................................................................................4-15
Flush Block.....................................................................................................4-15
Write with Flush, Write with Flush Atomic...................................................4-15
Kill Block .......................................................................................................4-15
Write with Kill................................................................................................4-16
Read, Read Atomic.........................................................................................4-16
Read with Intent to Modify (RWITM)...........................................................4-16
TLB Invalidate................................................................................................4-16
SYNC .............................................................................................................4-17
TLBSYNC......................................................................................................4-17
EIEIO..............................................................................................................4-17
ICBI................................................................................................................4-18