
Chapter 2. Signal Descriptions
2-9
2.4.2 Transfer Type (TT[0–4])—Input
Following are state and timing descriptions for TT[0–4] as input signals.
State Meaning
Asserted/Negated—Table 2-1 defines the transactions identified by
TT[0–4]. For a full description of coherency actions, see
Appendix E, “Coherency Action Tables.”
For direct-store operations, TT[0–3] form part of the XATC and are
snooped if XATS is asserted.
Timing Comments
Assertion/Negation—The same as A[0–31].
Table 2-1. Transfer Encoding for PowerPC 601, 603, 604 Processors
TT
[0–4]
Bus Master Transactions
Processor Support
Transaction
Transfer
Source
Initiator
Snooper
00000
Clean block
Address only
dcbst
601, 604
601, 604
00100
Flush block
Address only
dcbf
601, 604
601, 604
01000
SYNC
Address only
sync
601, 604
601, 604
01100
Kill block
Address only
Store hit on shared block or
dcbz
,
dcbi
, or a 601
icbi
601/603/604 601/603/604
10000
Ordered I/O operation
Address only
eieio
604
—
10100
External control word write Single-beat write
ecowx
601/603/604 —
11000
TLB invalidate
Address only
tlbie
601/604
601/604
11100
External control word read
Single-beat read
eciwx
601/603/604 —
00001
lwarx
reservation set
Address only
lwarx
cache hit at execution
604
—
00101
Reserved
—
—
—
—
01001
TLB synchronize
Address only
tlbsync
604
604
01101
Invalidate instruction
cache copy
Address only
icbi
604
604
00010
Write-with-flush
Single-beat
write or burst
Caching-inhibited or write-
through store
601/603/604 601/603/604
00110
Write-with-kill
Burst
Snoop writeback,
dcbf
,
dcbst
,
or castout hit modified data
601/603/604 601/603/604
01010
Read
Single-beat
read or burst
Cacheable load miss
(601/604), cacheable instruction
miss or cache-inhibited load
601/603/604 601/603/604
01110
Read-with-intent-to-modify Burst
Load miss (603) or store miss
601/603/604 601/603/604
10010
Write-with-flush-atomic
Single-beat write
stwcx.
601/603/604 601/603/604
10110
Reserved
—
—
—
—
11010
Read-atomic
Single-beat
read or burst
lwarx
601/603/604 601/603/604