
Index
Index-1
INDEX
Numerics
601,
see
PowerPC 601
603,
see
PowerPC 603
604,
see
PowerPC 604
60x bus
arbitration,
8-1
block diagram,
1-3
bus operations,
4-15
bus/memory coherency summary,
A-1
definition,
1-1
features,
1-3
general description,
xvi
implementation differences, summary,
4-19
overview,
1-1
processor-initiated operations,
4-12
signals, overview,
1-4
snooping,
4-14
system design considerations,
8-1
upgrade suggestions,
C-1
A
AACK (address acknowledge) signal,
2-17
,
8-4
ABB (address bus busy) signals,
2-3
Acronyms/abbreviations, list,
xxi
Address bus
address bus parity,
3-9
address transfer signals,
3-8
,
3-9
address transfer termination,
3-17
arbitration,
3-6
arbitration signals,
2-2
,
3-4
tenure,
3-6
Address pipelining,
3-5
Address transfer signals,
3-8
,
3-9
Alignment
aligned data transfers
32-bit bus,
3-12
64-bit bus,
3-11
effect in data transfers,
3-10
external control instructions,
3-17
misaligned data transfers
601,
3-13
603, 32-bit mode,
3-16
603/604,
3-14
A
n
(address bus) signals,
2-6
APE (address parity error) signal,
2-8
AP
n
(address bus parity) signals,
2-7
Arbitration
description,
8-1
signals,
3-4
ARTRY (address retry) signal,
2-18
B
Basic transfer protocol,
1-2
BG (bus grant) signal,
2-2
Block diagram,
1-3
BR (bus request) signal,
2-2
Burst ordering,
3-10
Bus arbitration signals,
3-4
Bus operations
additional bus configurations,
6-1
summary,
6-1
clean block,
4-15
coherency actions,
E-1
description,
4-14
EIEIO,
4-17
flush block,
4-15
ICBI,
4-18
implementation differences,
4-19
improved bus performance features,
8-5
kill block,
4-15
non-canceling bus operations,
8-8
processor summary,
A-1
read,
4-16
read atomic,
4-16
RWITM (read with intent to modify),
4-16
RWNITC (read with no intent to cache),
4-18
SYNC,
4-17
,
8-4
SYNC vs TLBSYNC, system design,
8-4
TLB invalidate,
4-16
TLBIE,
4-14
TLBSYNC,
4-17
,
8-4
write with flush,
4-15
write with flush atomic,
4-15
write with kill,
4-16
XFERDATA,
4-18
Bus protocol,
3-2
Bus transactions,
see
Bus operations