
Tables
xiii
TABLES
Table
Number
Title
Page
Number
i
1-1
1-2
2-1
2-2
2-3
2-4
2-5
2-6
2-7
2-8
3-1
3-2
3-3
3-4
3-5
3-6
3-7
4-1
4-2
4-3
4-4
4-5
Acronyms and Abbreviated Terms..................................................................... xxi
60x Signal Groupings .........................................................................................1-5
Use and Reference for Bus Signals.....................................................................1-5
Transfer Encoding for PowerPC 601, 603, 604 Processors................................2-9
Data Transfer Size.............................................................................................2-11
Transfer Code Signal Encoding for PowerPC 601 Processor...........................2-12
Transfer Code Signal Encoding for the PowerPC 603 Processor.....................2-12
Transfer Code Signal Encoding for PowerPC 604 Processor...........................2-13
Data Bus Lane Assignments.............................................................................2-23
DP[0–7] Signal Assignments............................................................................2-23
Processor Bus Signal Differences.....................................................................2-34
Number of Bus Arbitration Signals....................................................................3-4
Processor Read Burst Ordering.........................................................................3-10
Aligned Data Transfers for 64-Bit Data Bus ....................................................3-11
Aligned Data Transfers for 32-Bit Data Bus ....................................................3-12
Misaligned Data Transfers for the PowerPC 601 Processor.............................3-13
Misaligned Data Transfers for PowerPC 603/ 604 Processors.........................3-14
Misaligned Data Transfers for 603 in 32-Bit Mode..........................................3-16
MESI State Definitions.......................................................................................4-6
CSE[0–1] Signals..............................................................................................4-11
Memory Coherency Actions on Load Operations............................................4-12
Memory Coherency Actions on Store Operations............................................4-12
PowerPC 601 and 604 Processor Bus Operations Initiated by Cache
Control Instructions .....................................................................................4-13
PowerPC 603 Bus Operations Initiated by Cache Control Instructions...........4-13
Differences in Implementation of Bus Operations ...........................................4-20
Resets, Interrupts, and Their Sources .................................................................5-1
Processor Bus Signal Differences.......................................................................5-2
Hard Reset Settings.............................................................................................5-3
PowerPC 604e Processor Modes Configurable during HRESET.......................5-5
System Reset Exception—Register Settings ......................................................5-6
Machine Check Exception—Register Settings...................................................5-9
HID0—Checkstop Sources and Enables Register (601) ..................................5-11
Machine Check Enable Bits..............................................................................5-13
External Interrupt—Register Settings...............................................................5-15
System Management Interrupt—Register Settings...........................................5-16
4-6
4-7
5-1
5-2
5-3
5-4
5-5
5-6
5-7
5-8
5-9
5-10