
Contents
iii
CONTENTS
Paragraph
Number
Title
Page
Number
About This Document
Audience.............................................................................................................. xvi
Organization......................................................................................................... xvi
Suggested Reading..............................................................................................xvii
Conventions...........................................................................................................xx
Acronyms and Abbreviations .............................................................................. xxi
Chapter 1
Overview
1.1
1.2
1.3
1.4
PowerPC 60x Microprocessor Interface..............................................................1-1
PowerPC System Block Diagram........................................................................1-3
Processor Bus Features........................................................................................1-3
Bus Interface Signals...........................................................................................1-4
Chapter 2
Signal Descriptions
2.1
2.1.1
2.1.2
2.1.3
2.1.4
2.2
2.2.1
2.2.2
2.2.3
2.2.4
2.3
2.3.1
2.3.2
2.3.3
2.3.4
2.3.5
Address Bus Arbitration Signals..........................................................................2-2
Bus Request (
BR
)—Output .............................................................................2-2
Bus Grant (
BG
)—Input ...................................................................................2-2
Address Bus Busy (
ABB
)—Output.................................................................2-3
Address Bus Busy (
ABB
)—Input....................................................................2-4
Address Transfer Start Signals.............................................................................2-4
Transfer Start (
TS
)—Output............................................................................2-4
Transfer Start (
TS
)—Input...............................................................................2-5
Extended Address Transfer Start (
XATS
Extended Address Transfer Start (
XATS
Address Transfer Signals.....................................................................................2-6
Address Bus (A[0–31])—Output (Memory Operations).................................2-6
Address Bus (A[0–31])—Input (Memory Operations) ...................................2-6
Address Bus (A[0–31])—Output (Direct-Store Operations)...........................2-6
Address Bus (A[0–31])—Input (Direct-Store Operations) .............................2-7
Address Bus Parity (AP[0–3])—Output..........................................................2-7
)—Output (Direct-Store).................2-5
)—Input (Direct-Store)...................2-5