Data Sheet
June 2001
DSP16410B Digital Signal Processor
22
Agere Systems—Proprietary
Use pursuant to Company instructions
Agere Systems Inc.
4 Hardware Architecture
(continued)
4.2 DSP16000 Core Architectural Overview
(continued)
4.2.5 Core Block Diagram
(continued)
Table 2. DSP16000 Core Block Diagram Legend
Symbol
Name
16 x 16 MULTIPLY
a0
—
a7
ADDER/ACS
alf
ALU/ACS
ar0
—
ar3
auc0
,
auc1
BMU
c0
,
c1
c2
cloop
COMPARE
csave
cstate
DAU
h
i
IDB
inc0
,
inc1
ins
j
k
MUX
p0
,
p1
PC
pi
pr
PSG
psw0
,
psw1
pt0
,
pt1
ptrap
r0
—
r7
rb0
,
rb1
re0
,
re1
SAT
SHIFT
sp
SPLIT/MUX
16-Bit x 16-Bit Multiplier.
40-Bit Accumulators 0—7.
3-Input 40-Bit Adder/Subtractor and Add/Compare/Select Function. Used in Viterbi decoding.
16-Bit AWAIT Low-Power and Flags Register.
40-Bit Arithmetic Logic Unit and Add/Compare/Select Function. Used in Viterbi decoding.
16-Bit Auxiliary Registers 0—3.
16-Bit Arithmetic Unit Control Registers.
40-Bit Manipulation Unit.
16-Bit Counters 0 and 1.
16-Bit Counter Holding Register.
16-Bit Cache Loop Count Register.
Comparator. Used for circular buffer addressing.
32-Bit Cache Save Register.
16-Bit Cache State Register.
Data Arithmetic Unit.
20-Bit Pointer Postincrement Register for the X-Memory Space.
20-Bit Pointer Postincrement Register for the X-Memory Space.
32-Bit Internal Data Bus.
20-Bit Interrupt Control Registers 0 and 1.
20-Bit Interrupt Status Register.
20-Bit Pointer Postincrement/Offset Register for the Y-Memory Space.
20-Bit Pointer Postincrement/Offset Register for the Y-Memory Space.
Multiplexer.
32-Bit Product Registers 0 and 1.
20-Bit Program Counter.
20-Bit Program Interrupt Return Register.
20-Bit Program Return Register.
Pseudorandom Sequence Generator.
16-Bit Processor Status Word Registers 0 and 1.
20-Bit Pointers 0 and 1 to X-Memory Space.
20-Bit Program Trap Return Register.
20-Bit Pointers 0—7 to Y-Memory Space.
20-Bit Circular Buffer Pointers 0 and 1 (begin address).
20-Bit Circular Buffer Pointers 0 and 1 (end address).
Saturation.
Shifting Operation.
20-Bit Stack Pointer.
Split/Multiplexer. Routes the appropriate ALU/ACS, BMU, and ADDER/ACS outputs to the appropriate
accumulator.
Swap Multiplexer. Routes the appropriate data to the appropriate multiplier input.
System Control and Cache.
20-Bit Vector Base Offset Register.
16-Bit Viterbi Support Word. Associated with the traceback encoder.
SWAP MUX
SYS
vbase
vsw