
Data Sheet
June 2001
DSP16410B Digital Signal Processor
244
Agere Systems—Proprietary
Use pursuant to Company instructions
Agere Systems Inc.
6 Software Architecture
(continued)
6.2 Registers
(continued)
6.2.3 Register Encodings
(continued)
Table 161. timer0c and timer1c (TIMER
0,1
Control) Registers
15—7
6
Reserved
PWR_DWN
5
4
3—0
RELOAD
COUNT
PRESCALE[3:0]
Bit
Field
Value
Description
R/W
Reset
Value
0
0
15—7
6
Reserved
PWR_DWN
0
0
1
0
1
Reserved—write with zero.
Power up the timer.
Power down the timer
.
Stop decrementing the down counter after it reaches zero.
Automatically reload the down counter from the period register after
the counter reaches zero and continue decrementing the counter
indefinitely.
Hold the down counter at its current value, i.e., stop the timer.
Decrement the down counter, i.e., run the timer.
Controls the counter prescaler to determine the fre-
quency of the timer, i.e., the frequency of the clock
applied to the timer down counter. This frequency is a
ratio of the internal clock frequency f
CLK
.
R/W
R/W
If TIMER
0,1
is powered down,
timer
0,1
cannot be read or written. While the timer is powered down, the state of the down counter and period regis-
ter remain unchanged.
5
RELOAD
R/W
0
4
COUNT
0
1
R/W
0
3—0
PRESCALE[3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
f
CLK
/2
f
CLK
/4
f
CLK
/8
f
CLK
/16
f
CLK
/32
f
CLK
/64
f
CLK
/128
f
CLK
/256
f
CLK
/512
f
CLK
/1024
f
CLK
/2048
f
CLK
/4096
f
CLK
/8192
f
CLK
/16384
f
CLK
/32768
f
CLK
/65536
R/W
0000