
Data Sheet
June 2001
DSP16410B Digital Signal Processor
Agere Systems Inc.
Agere Systems—Proprietary
Use pursuant to Company instructions
79
4 Hardware Architecture
(continued)
4.13 Direct Memory Access Unit (DMAU)
(continued)
4.13.2 Registers
(continued)
Table 42. LIM
0—3
(SWT
0—3
Limit) Registers
See
Table 29 starting on page 66
for the memory addresses of these registers.
19—7
LASTROW[12:0]
Table 43. LIM
4—5
(MMT
4—5
Limit) Registers
See
Table 29 starting on page 66
for the memory addresses of these registers.
19—7
LASTROW[12:0]
6—0
LASTCOL[6:0]
Bit
Field
Description
R/W
Reset
Value
X
19—7
LASTROW[12:0] The last row count for both the source and destination arrays for the corre-
sponding SWT channel. The source and destination arrays are either one-
dimensional or two-dimensional. For a single-buffered array, this field is pro-
grammed with the number of rows in each single buffer minus one (r – 1). For
a double-buffered two-dimensional array, this field is programmed with two
times the number of rows in each single buffer minus one ((2
×
r) – 1).
LASTCOL[6:0]
The last column count for both the source and destination arrays for the cor-
responding SWT channel. The source and destination arrays are either one-
dimensional or two-dimensional. This field is programmed with the number
of columns minus one (n – 1).
R/W
6—0
R/W
X
For this column, X indicates unknown on powerup reset and unaffected on subsequent reset.
6—0
LASTCOL[6:0]
Bit
Field
Description
R/W
Reset
Value
X
19—7
LASTROW[12:0] The last row count for both the source and destination blocks for the corre-
sponding MMT channel. This field is typically programmed with the number
of rows
in the block minus one (r – 1).
LASTCOL[6:0]
The last column count for both the source and destination blocks for the cor-
responding MMT channel. The user typically programs this field with zero
§
.
R/W
6—0
R/W
X
For this column, X indicates unknown on powerup reset and unaffected on subsequent reset.
Each row contains one element. The element size is either 16 bits or 32 bits based on the programming of the XSIZE4 or XSIZE5 field
(
DMCON0
[13:12]—
Table 31 on page 70
).
§ This document assumes that the LASTCOL[6:0] field is programmed with zero.