Data Sheet
June 2001
DSP16410B Digital Signal Processor
Agere Systems Inc.
Agere Systems—Proprietary
Use pursuant to Company instructions
195
4 Hardware Architecture
(continued)
4.16 Serial Interface Unit (SIU)
(continued)
4.16.15 Registers
(continued)
Table 118. OCIX
0—1
and ICIX
0—1
(SIU Output and Input Channel Index) Registers
Register
Address
SIU0
SIU1
OCIX0
0x43030
0x44030
Output channel index for the active even subframe.
OCIX1
0x43032
0x44032
Output channel index for the active odd subframe.
ICIX0
0x43040
0x44040
Input channel index for the active even subframe.
ICIX1
0x43042
0x44042
Input channel index for the active odd subframe.
Table 119. OCIX
0—1
(SIU Output Channel Index) Registers
See
Table 118 on page 195
for the memory addresses of these registers.
Description
See
Table 119
Table 119
Table 120 on page 196
Table 120 on page 196
15
15
47
79
14
14
46
78
13
13
45
77
12
12
44
76
11
11
43
75
10
10
42
74
9
9
8
8
7
7
6
6
5
5
37
69
4
4
36
68
3
3
2
2
1
1
0
0
32
64
96
16
48
80
Channel Mode
(Each bit is mapped
to a logical channel
in the active sub-
frame.)
OCIX0
Subframe 0
Subframe 2
Subframe 4
Subframe 6 111 110 109 108 107 106 105 104 103 102 101 100 99
Subframe 1
31
30
29
28
27
Subframe 3
63
62
61
60
59
Subframe 5
95
94
93
92
91
Subframe 7 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112
41
73
40
72
39
71
38
70
35
67
34
66
98
18
50
82
33
65
97
17
49
81
OCIX1
26
58
90
25
57
89
24
56
88
23
55
87
22
54
86
21
53
85
20
52
84
19
51
83
15
15
47
79
111 110 109 108 107 106 105 104 103 102 101 100 99
31
30
29
28
27
26
25
63
62
61
60
59
58
57
95
94
93
92
91
90
89
127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112
14
14
46
78
13
13
45
77
12
12
44
76
11
11
43
75
10
10
42
74
9
9
8
8
7
7
6
6
5
5
37
69
4
4
36
68
3
3
2
2
1
1
0
0
32
64
96
16
48
80
Frame Mode
(Each bit is circularly
mapped to four logi-
cal channels.)
OCIX0
41
73
40
72
39
71
38
70
35
67
34
66
98
18
50
82
33
65
97
17
49
81
OCIX1
24
56
88
23
55
87
22
54
86
21
53
85
20
52
84
19
51
83
Bit
Value
Description
(SIU0)
Description
(SIU1)
R/W
Reset
Value
0
15—0
0
Use DMAU channel SWT0 for output to the
logical channel shown above.
Use DMAU channel SWT1 for output to the
logical channel shown above.
Use DMAU channel SWT2 for output to the
logical channel shown above.
Use DMAU channel SWT3 for output to the
logical channel shown above.
R/W
1
If the number of logical channels per frame is one (OFLIM[6:0] (
SCON2
[6:0]) = 0) in frame mode, bits 1 and 0 of
OCIX0
(
OCIX0
[1:0]) must be pro-
grammed with the same value.