
Table 129. Instruction Set Summary 
(continued)
6 Software Architecture 
(continued)
6.1 Instruction Set Quick Reference 
(continued)
Data Sheet
June 2001
DSP16410B Digital Signal Processor
210
Agere Systems—Proprietary
Use pursuant to Company instructions
Agere Systems Inc.
Multiply/Accumulate (MAC) Group 
(continued)
F1E
y
h
=
 *r0
r0 = rNE+j
lb
F1E
Special Function Group
if
CON
 aD = aS>>
1,4,8,16
ifc
CON aD = aS>>
1,4,8,16
if
CON
 aD = aS
ifc
CON aD = aS
if
CON
 aD = –aS
ifc
CON aD = –aS
if
CON
 aD = ~aS
ifc
CON aD = ~aS
if
CON
 aD = rnd(aS)
ifc
CON aD = rnd(aS)
if
CON
 aDh=aSh+1
ifc
CON aDh = aSh+1
if
CON
 aD = aS+1
ifc
CON aD = aS+1
if
CON
 aD = 
y,p0
ifc
CON aD = 
y,p0
if
CON
 aD = aS<<
1,4,8,16
ifc
CON aD = aS<<
1,4,8,16
if
CON
 aDE = aSE>>
1,2,4,8,16
ifc
CON aDE = aSE>>
1,2,4,8,16
if
CON
 aDE = aSE
ifc
CON aDE = aSE
if
CON
 aDE = –aSE
ifc
CON aDE = –aSE
if
CON
 aDE = ~aSE
ifc
CON aDE = ~aSE
if
CON
 aDE = rnd(
aSE,pE
)
ifc
CON aDE = rnd(
aSE,pE
)
if
CON
 aDE = rnd(–pE)
ifc
CON aDE = rnd(–pE)
if
CON
 aDE = rnd(aSE+pE)
ifc
CON aDE = rnd(aSE+pE)
if
CON
 aDE = rnd(aSE–pE)
ifc
CON aDE = rnd(aSE–pE)
j = k
k = XE
XE
szlme
szlme
1+X
C
1
2
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
(F2E)
szlme
szlme
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlme
szlme
szlme
szlme
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
szlm–
1
1
1
1
1
2
Instruction
Flags
szlme
Cycles
Out
Words
In
 X
C
 is one cycle if XAAU contention occurs and zero cycles otherwise. XAAU contention occurs frequently for these instruc-
tion types and can only be avoided by use of the cache.
 For this transfer, the postincrement options 
*rME
 and 
*rME––
 are not available
for double-word loads.
§ The – (40-bit subtraction) operation is encoded as 
aDE=aSE+IM16
 with the IM16 value negated.
 For conditional branch instructions, the execution time is two cycles if the branch is not taken.
 The instruction performs the same function whether or not 
near
 (optional) is included.
§§ Not including the N instructions.