Data Sheet
June 2001
DSP16410B Digital Signal Processor
Agere Systems Inc.
Agere Systems—Proprietary
Use pursuant to Company instructions
187
4 Hardware Architecture
(continued)
4.16 Serial Interface Unit (SIU)
(continued)
4.16.15 Registers
(continued)
Table 107. SCON6 (SIU Output Even Subframe Valid Vector Control) Register
The memory address for this register is 0x4300C for SIU0 and 0x4400C for SIU1.
Table 108. SCON7 (SIU Output Odd Subframe Valid Vector Control) Register
The memory address for this register is 0x4300E for SIU0 and 0x4400E for SIU1.
Table 109. SCON8 (SIU Output Even Subframe Mask Vector Control) Register
The memory address for this register is 0x43010 for SIU0 and 0x44010 for SIU1.
Table 110. SCON9 (SIU Output Odd Subframe Mask Vector Control) Register
The memory address for this register is 0x43012 for SIU0 and 0x44012 for SIU1.
15—0
OSFVEC_E[15:0]
Bit
Field
Value
Description
R/W Reset
Value
R/W
15—0 OSFVEC_E[15:0]
0
1
The corresponding channel of the selected even output subframe is disabled.
The corresponding channel of the selected even output subframe is enabled.
0
15—0
OSFVEC_O[15:0]
Bit
Field
Value
Description
R/W Reset
Value
R/W
15—0 OSFVEC_O[15:0]
0
1
The corresponding channel of the selected odd output subframe is disabled.
The corresponding channel of the selected odd output subframe is enabled.
0
15—0
OSFMSK_E[15:0]
Bit
Field
Value
Description
R/W Reset
Value
R/W
15—0
OSFMSK_E[15:0]
0
1
Do not mask the corresponding output channel.
For an active even subframe, mask the corresponding output channel (do
not drive SOD during the output time slot).
0
15—0
OSFMSK_O[15:0]
Bit
Field
Value
Description
R/W Reset
Value
R/W
15—0
OSFMSK_O[15:0]
0
1
Do not mask the corresponding output channel.
For an active odd subframe, mask the corresponding output channel (do
not drive SOD during the output time slot).
0