
Data Sheet
June 2001
DSP16410B Digital Signal Processor
216
Agere Systems—Proprietary
Use pursuant to Company instructions
Agere Systems Inc.
6 Software Architecture
(continued)
6.1 Instruction Set Quick Reference
(continued)
Table 131. Overall Replacement Table
Symbol
Used in
Instruction
Type(s)
F1, F2, F3,
F4
F1
Replaced By
Description
aD
aS
aT
a0
or
a1
(DSP16XX-compatible)
D
indicates
destination
of an operation.
S
indicates
source
of an operation.
T
indicates an accumulator that is the source of a data
transfer.
indicates an accumulator other than the destination
accumulator.
D
indicates
destination
of an operation.
S
indicates
source
of an operation.
T
indicates an accumulator
that is either an additional source for an operation or
the source or destination of a data transfer.
E
indi-
cates the
extended
set of accumulators.
a
aDE
aSE
aTE
F1E, F2E,
F3/E, F4/E
F1E, F3/E,
F4/E,
data move
F1E, F3E
a0
,
a1
,
a2
,
a3
,
a4
,
a5
,
a6
, or
a7
aDEE
aSEE
aTEE
a
DPE – 1
→
a0
,
a2
,
a4
, or
a6
a
SPE – 1
→
a0
,
a2
,
a4
, or
a6
a
TPE – 1
→
a0
,
a2
,
a4
, or
a6
D
indicates
destination
of an operation.
S
indicates
source
of an operation.
T
indicates an accumulator
that is either an additional source for an operation or
the source or destination of a data transfer. The first
E
indicates an
even
accumulator that is paired with its
corresponding paired extended (odd) accumulator,
i.e., the matching
aDPE
,
aSPE
, or
aTPE
accumulator.
The second
E
indicates the
extended
set of accumu-
lators.
P
indicates an odd accumulator that is
paired
with an
even extended accumulator, i.e., the matching
aDEE
,
aSEE
, or
aTEE
accumulator.
E
indicates the
extended
set of accumulators.
An accumulator vector, i.e., the concatenated 16-bit
high halves of two adjacent accumulators to form a
32-bit vector.
One of the four auxiliary accumulators.
Conditional mnemonics. Certain instructions are con-
ditionally executed, e.g.,
if CON F2E
. See
Table 134
on page 223
.
F3E
aDPE
aSPE
aTPE
F1E, F3E
a
DEE + 1
→
a1
,
a3
,
a5
, or
a7
a
SEE + 1
→
a1
,
a3
,
a5
, or
a7
a
TEE + 1
→
a1
,
a3
,
a5
, or
a7
F3E
aE_Ph
F1E
a0_1h
,
a2_3h
,
a4_5h
, or
a6_7h
arM
CON
F4, F4E
F1E, F2,
F2E, F3E,
F4E,
control,
data move
F3, F3E
ar0
,
ar1
,
ar2
, or
ar3
mi
,
pl
,
eq
,
ne
,
lvs
,
lvc
,
mvs
,
mvc
,
heads
,
tails
,
c0ge
,
c0lt
,
c1ge
,
c1lt
,
true
,
false
,
gt
,
le
,
oddp
,
evenp
,
smvs
,
smvc
,
jobf
,
jibe
,
jcont
,
lock
,
mgibe
,
mgobf
,
somef
,
somet
,
allf
, or
allt
max
,
min
, or
divs
FUNC
One of three ALU functions: maximum, minimum, or
divide-step.
Signed/unsigned status of the IM4 value matches that
of the destination register of the data move assign-
ment instruction.
Added to stack pointer
sp
to form stack address.
Vector for
icall
instruction.
Offset and width for bit-field insert and extract instruc-
tions. The BMU truncates these values to 6 bits.
Added to stack pointer
sp
to form stack address.
IM4
data move
4-bit unsigned immediate value (0 to 15)
4-bit signed immediate value (–8 to +7)
IM5
IM6
IM8O
IM8W
IM11
data move
control
F4
5-bit unsigned immediate value (0 to 31)
6-bit unsigned immediate value (0 to 63)
8-bit unsigned immediate value (0 to 255)
data move
11-bit unsigned immediate value
(0 to 2047)
The size of the transfer (single- or double-word) depends on the size of the register on the other side of the equal sign.
These postmodification options are not available for a double-word load except for a load of an accumulator vector.
D
D