á
PRELIMINARY
DS3 UNI FOR ATM
XRT7245
REV. 1.03
83
This “Reset-upon-Read” register, along with the
“PMON LCV Event Count Register—MSB (Address
20h), contain a 16 bit representation of the number of
“Line Code Violations” that have been detected by
the Receive DS3 Framer, since the last read of these
registers. This register contains the LSB (or Lower
byte) value of this 16 bit expression.
3.3.2.34
PMON Framing Bit Error Event Count Register—MSB
This “Reset-upon-Read” register, along with the “PMON
Framing Bit Error Event Count Register—LSB”
(Address = 23h) contains a 16 bit representation of
the number of “Framing Bit Errors” (e.g., F-bit and
M-bit errors) that have been detected by the Receive
DS3 Framer, since the last read of these registers.
This register contains the MSB (or Upper Byte) value
of this 16 bit expression.
Note:
If the user is interfacing the local μP/μC to the Micro-
processor Interface of the UNI chip over an 8 bit Data Bus;
then immediately after reading this register, the local μP/μC
can also read the contents of the “PMON Framing Bit Error
Event Count Register—LSB” by reading the “PMON Hold-
ing Register” (Address = 3Ch).
3.3.2.35
PMON Framing Bit Error Event Count Register—LSB
This “Reset-upon-Read” register, along with the “PMON
Framing Bit Error Event Count Register—MSB” (Ad-
dress = 22h) contains a 16 bit representation of the
number of “Framing Bit Errors” (e.g., F-bit and M-bit
errors) that have been detected by the Receive DS3
Framer, since the last read of these registers. This
register contains the LSB (or Lower Byte) value of
this 16 bit expression.
Note:
If the user is interfacing the local μP/μC to the Micro-
processor Interface of the UNI chip over an 8 bit Data Bus;
then immediately after reading this register, the local μP/μC
can also read the contents of the “PMON Framing Bit Error
Event Count Register—MSB” by reading the “PMON Hold-
ing Register” (Address = 3Ch).
3.3.2.36
PMON Parity Error Event Count Register—MSB
This “Reset-upon-Read” register, along with the “PMON
Parity Error Event Count Register—LSB” (Address =
25h) contains a 16-bit representation of the number
of “Parity or P-bit errors” that have been detected by
the Receive DS3 Framer, since the last read of these
registers. This register contains the MSB (or Upper
Byte) value of this 16-bit expression.
Address = 22h, PMON Framing Bit Error Event Count Register—MSB
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
F-Bit Error Count—High Byte
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
Address = 23h, PMON Framing Bit Error Event Count Register—LSB
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
F-Bit Error Count—Low Byte
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
Address = 24h, PMON Parity Error Event Count Register—MSB
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Parity Error Count—High Byte
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0