XRT7245
DS3 UNI FOR ATM
á
PRELIMINARY
REV. 1.03
VI
Bit 0—Severe Errored Second ......................................................................................................................91
Address = 3Eh, LCV—One Second Accumulator Register—MSB ............................................................91
Address = 3Fh, LCV—One Second Accumulator Register—LSB .............................................................91
Address = 40h, Frame Parity Errors—One Second Accumulator Register—MSB ..................................91
Address = 41h, Frame Parity Errors—One Second Accumulator Register—LSB ...................................92
Address = 42h, HEC Errors—One Second Accumulator Register—MSB ................................................92
Address = 43h, HEC Errors—One Second Accumulator Register—LSB .................................................92
Address = 44h, Rx PLCP Configuration/Status Register ...........................................................................92
Bit 3—Reframe (Receive PLCP Processor) .................................................................................................93
Bit 2—POOF (Receive PLCP OOF Condition) Status .................................................................................93
Bit 1—PLOF (Receive PLCP LOF Condition) Status ...................................................................................93
Bit 0—Yellow Status ......................................................................................................................................93
Address = 45h, Rx PLCP Interrupt Enable Register ...................................................................................93
Bit 1—POOF Interrupt Enable .......................................................................................................................93
Bit 0—PLOF Interrupt Enable .......................................................................................................................93
Address = 46h, Rx PLCP Interrupt Status Register ....................................................................................93
Bit 1—POOF Interrupt Status ........................................................................................................................94
Bit 0—PLOF Interrupt Status ........................................................................................................................94
Address = 47h, Future Use ............................................................................................................................94
Address = 48h, Tx PLCP A1 Byte Error Mask .............................................................................................94
Address = 49h, Tx PLCP A2 Byte Error Mask .............................................................................................95
Address = 4Ah, Tx PLCP B1 Byte (BIP-8) Error Mask ................................................................................95
Address = 4Bh, Tx PLCP G1 Byte Register .................................................................................................95
Bit 4—TxFEBE Mask ......................................................................................................................................95
Bit 3—Yellow Alarm .......................................................................................................................................95
Bit 2—0—LSS(2:0) .........................................................................................................................................96
Address = 4Ch, Rx CP Configuration Register ...........................................................................................96
Bit 7—RxLCD (Loss of Cell Delineation) ......................................................................................................96
Bit 6—RDPChk (Receive “Data Path Integrity Check”)Pattern ..................................................................96
Bit 5—RDPChk (Receive “Data Path Integrity Check”) Pattern Enable ....................................................96
Bit 4—IC (Idle Cell) Discard ...........................................................................................................................96
Bit 3—OAM Check Bit ....................................................................................................................................96
Bit 2–De-Scramble Enable ............................................................................................................................97
Bit 1—Rx Coset Enable .................................................................................................................................97
Bit 0—HEC Error Ignore ................................................................................................................................97
Address = 4Dh, Rx CP Additional Configuration Register .........................................................................98
Bit 5—User Cell Filter Discard ......................................................................................................................98
Bit 4—User Cell Filter Enable .......................................................................................................................98
Bits 3 and 2—Correction Threshold[1, 0] ....................................................................................................98
Bit 1—Correction Enable ...............................................................................................................................98
Address = 4Eh, Rx CP Interrupt Enable Register .......................................................................................99
Bit 2—OAM (Cell Received) Interrupt Enable ..............................................................................................99
Bit 1—LCD (Loss of Cell Delineation) Interrupt Enable ..............................................................................99
Bit 0—HEC Byte Error Interrupt Enable .......................................................................................................99