
XRT7245
DS3 UNI FOR ATM
á
PRELIMINARY
REV. 1.03
18
86
RLOS
I
Receive LOS (Loss of Signal) Indicator Input (from XRT7295 DS3 Line Receiver).
This input pin is intended to be connected to the RLOS (Receive Loss of Signal) output
pin of the XRT7295 DS3 Line Receiver IC. The user can monitor the state of this pin by
reading the state of Bit 0 (RLOS) within the Line Interface Scan Register (Address = 73h).
If this input pin is “l(fā)ow”, then it means that the XRT7295 device is detecting a sufficient
amount of signal energy on the line, due to the incoming DS3 data-stream. However, if this
input pin is “high”, then it means that the XRT7295 device is not detecting a sufficient
amount of signal energy on the line, due to the incoming DS3 data-stream, and may
be experiencing a “Loss of Signal” condition.
For more information on the operation of the XRT7295 DS3 Line Receiver IC, please
consult the “XRT7295 DS3 Integrated Line Receiver” data sheet.
Note:
Asserting the RLOS input pin will cause the XRT7245 DS3 UNI device to
declare an “LOS” (Loss of Signal) condition. Therefore, this input pin should not be
used as a general purpose input.
87
8KRef
I
8 kHz Reference Clock Input for the PLCP Processors:
The Transmit PLCP pro-
cessor can be configured to synchronize its PLCP frame processing to this clock sig-
nal. The Transmit PLCP Processor will also use this signal to compute the trailer
nibble stuff opportunities.
Note:
This input signal is active only if the user has configured the PLCP Processors
to use this signal as their “master clock” signal. The user can configure the UNI to use
this signal by setting TimRefSel[1,0] (within the UNI Operating Mode Register) to 01.
88
RxLOS
O
Receive DS3 Framer—Loss of Signal Output Indicator:
This pin is asserted when
the Receive DS3 Framer encounters 180 consecutive 0’s via the RxPOS and RxNEG
pins. This pin will be negated once the Receive DS3 Framer has detected at least 60
“1s” out of 180 consecutive bits.
89
RxOH
O
Receive DS3 Framer Overhead Bit Serial Output pin:
This output pin, along with
RxOHClk and RxOHFrame, combine to form the “Receive DS3 Framer OH Bit” Serial
output port. The UNI Receive DS3 Framer will extract the overhead bits from the incom-
ing DS3 signal, and serially output these bits on this output pin on the rising edge of
the RxOHClk output signal.
90
RxOOF
O
Receiver DS3 Framer—“Out of Frame” Indicator:
The UNI Receive DS3 Framer will
assert this output signal whenever it has declared an “Out of Frame” (OOF) condition
with the incoming DS3 frames. This signal is negated when the framer correctly
locates the F- and M-bits and regains synchronization with the DS3 frame.
91
GND
***
Ground Signal Pin
92
RxAIS
O
Receive “Alarm Indication Signal” Output pin:
The UNI will assert this pin to indi-
cate that the Alarm Indication Signal (AIS) has been identified in the Receive DS3
data stream. An “AIS” is detected if the payload consists of the recurring pattern of
1010... and this pattern persists for 63 M-frames. An additional requirement for AIS
indication is that the C-bits are set to 0, and the X-bits are set to 1. This pin will be
negated when a sufficient number of frames, not exhibiting the “1010...” pattern in the
payload has been detected. For more details, please see Section _.
93
RxOHClk
O
Receive DS3 Framer Overhead Bits Serial Output Port Clock.
This pin, along with
the RxOH and RxOHFrame pins function as the “Receive DS3 Framer Overhead bit”
serial output port. This pin functions as a clock signal that can be used by external cir-
cuitry to latch and process the serial data from the RxOH pin.
94
RxPFrame
O
PLCP Frame Boundary Indicator Output—Receive PLCP Processor.
This output
pin pulses “high” when the Receive PLCP Processor is receiving the last bit of a PLCP
frame.
PIN DESCRIPTION (CONT’D)
P
IN
N
O
.
S
YMBOL
T
YPE
D
ESCRIPTION