
á
PRELIMINARY
DS3 UNI FOR ATM
XRT7245
REV. 1.03
109
This “Read/Write” byte-field allows the user to specify
the contents of the first header byte of the Idle Cells
that are to be generated by the Transmit Cell Proces-
sor. The default value of this byte is 00h.
3.3.2.101
Tx CP Idle Cell Pattern Header—Byte 2
This “Read/Write” byte-field allows the user to specify
the contents of the second header byte of the Idle
Cells that are to be generated by the Transmit Cell
Processor. The default value of this byte is 00h.
3.3.2.102
Tx CP Idle Cell Pattern Header—Byte 3
This “Read/Write” byte-field allows the user to specify
the contents of the third header byte of the Idle Cells
that are to be generated by the Transmit Cell Proces-
sor. The default value of this byte is 00h.
3.3.2.103
Tx CP Idle Cell Pattern Header—Byte 4
This “Read/Write” byte-field allows the user to specify
the contents of the first header byte of the Idle Cells
that are to be generated by the Transmit Cell Proces-
sor. The default value of this byte is 01h.
3.3.2.104
Tx CP Idle Cell Pattern Header—Byte 5
This “Read/Write” byte-field allows the user to specify
the contents of the fifth header byte of the Idle Cells
that are to be generated by the Transmit Cell Proces-
sor. The default value of this byte is 02h.
Note:
If the user enables the “Idle Cell HEC Byte Calculation
Enable” features, then the Transmit Cell Processor will
compute and insert the HEC byte into the 5th octet position,
in lieu of using the contents of this register.
Address = 65h, Tx CP Idle Cell Pattern Header—Byte 2
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Tx Idle Cell Pattern Header —Byte 2
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Address = 66h, Tx CP Idle Cell Pattern Header—Byte 3
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Tx Idle Cell Pattern Header—Byte 3
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Address = 67h, Tx CP Idle Cell Pattern Header—Byte 4
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Tx Idle Cell Pattern Header —Byte 4
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
1
Address = 68h, Tx CP Idle Cell Pattern Header—Byte 5
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Tx Idle Cell Pattern Header —Byte 5
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
1
0
1
0
0
1
0