
á
PRELIMINARY
DS3 UNI FOR ATM
XRT7245
REV. 1.03
205
Each of these “potential” timing sources for the Transmit
DS3 Framer are discussed in greater detail below.
6.4.4.4.1
RxLineClk—Receive DS3 Framer
Timing
In this mode, the Transmit DS3 Framer timing is
based upon the recovered clock input signal,
RxLineClk, obtained by the Receive DS3 Framer.
This mode is convenient from the stand-point that it
requires no external timing source (to either the
TxFrameRef or TxInClk pins). However, this configu-
ration has one drawback: If the Receive DS3 Framer
block experiences an LOS condition, or somehow
loses the recovered clock signal, then the Transmit
DS3 Framer block essentially has no timing source.
Therefore, in this configuration, the operation of the
Transmit DS3 Framer block is dependent upon the
actions of the “Near-End” Receive DS3 Framer block
and its incoming DS3 data-stream signal.
6.4.4.4.2
In this mode, the Transmit DS3 Framer block will use
the clock signal that is input at the TxInClk pin, as the
timing reference. If the user selects this mode, then
he/she must insure that a high quality 44.736 MHz
clock signal is applied at this input.
The advantage of using this timing signal as the
reference for the Transmit DS3 Framer, over the
RxLineClk signal is that an LOS condition (or a loss
of clock recovery event with the incoming DS3 line
signal) does not adversely affect the Transmit DS3
Framer’s operation.
TxInClk Input Signal
6.4.4.4.3
In this mode, the Transmit DS3 Framer block will use
the input signal at the TxFrameRef input pin as the
“framing reference”. In other words, a rising edge at
this input will cause the Transmit DS3 Framer to begin
its creation of a new DS3 M-frame. Consequently, the
user must supply a clock signal that is equivalent to
the DS3 frame rate (or 9398.3 Hz).
TxFrameRef Input Signal
Note:
The user is advised that these bit fields (within the
UNI Operating Mode Register) also affect the behavior of
the Transmit PLCP Processor. For more information on
how TimRefSel[1, 0] affects the Transmit PLCP Processor,
see Section 6.3.3.1.
6.4.4.5
Interfacing the Transmit DS3 Framer
to the Line
The XRT7245 DS3 ATM UNI is a digital device that
takes ATM cell data from an ATM Layer processor,
processes this cell data and ultimately maps this
information into the payload portion of an outbound
DS3 frame. However, the XRT7245 DS3 ATM UNI
lacks the current drive capability to be able to directly
transmit this DS3 data stream through some trans-
former-coupled coax cable with enough signal
strength for it to be received by the far-end receiver.
Therefore, in order to get around this problem, the
UNI requires the use of an LIU (Line Interface Unit) IC.
An LIU is a device that has sufficient drive capability,
along with the necessary pulse-shaping circuitry to
be able to transmit a signal through the transmission
medium in a manner that it can be reliably received
by the far-end receiver. Figure 55 presents a circuit
drawing depicting the UNI interfacing to an LIU
(XRT7296 DS3 Transmit LIU).
The Transmit DS3 Framer can transmit data to the
LIU IC or other external circuitry via two different out-
put modes: Unipolar or Bipolar. If the user selects
Unipolar (or Single Rail) mode, then the contents of
the DS3 Frame is output via the TxPOS pin to external
circuitry. The TxNEG pin will only be used to denote
the frame boundaries. TxNEG will pulse “high” for
one bit period, at the start of each new DS3 frame,
and will remain “l(fā)ow” for the remainder of the frame.
Figure 54 presents an illustration of the TxPOS and
TxNEG signals during data transmission while in the
Unipolar mode. This mode is sometimes referred to
as “Single Rail” mode because the data pulses only
exist in one polarity: positive.
1
0
TxFrameRef input signal.
T
ABLE
40: T
HE
R
ELATIONSHIP
BETWEEN
T
IM
R
EF
S
EL
[1:0] (
E
.
G
., B
ITS
1
AND
0
OF
THE
UNI O
PERATION
M
ODE
R
EGISTER
),
AND
THE
RESULTING
T
IMING
/F
RAMING
S
OURCE
FOR
THE
T
RANSMIT
DS3 F
RAMER
BLOCK
T
IM
R
EF
S
EL
[1:0]
T
RANSMIT
DS3 F
RAMER
T
IMING
/F
RAME
S
OURCE