
XRT7245
DS3 UNI FOR ATM
á
PRELIMINARY
REV. 1.03
102
3.3.2.85
Rx CP Idle Cell Mask Header—Byte 2
This “Read/Write” register allows the user to specify
which bit(s), in byte 2 of the incoming cell (in the
Receive Cell Processor) are to be checked against
the corresponding bit(s) in the “Rx CP Idle Cell Pattern
Header—Byte 2” register (Address = 51h) by the Idle
Cell Filter, when the Receive Cell Processor is trying
to determine if an incoming cell is an Idle Cell or not.
Writing a “1” to a particular bit in this register, forces
the Receive Cell Processor to check and compare
the corresponding bit in byte 2 of the incoming cell
with the corresponding bit in the “Rx CP Idle Cell
Pattern Header—Byte 2” register.
Writing a “0” to a particular bit, causes the Receive
Cell Processor to treat the corresponding bit of byte 2
in the incoming cell as a “don’t care” (e.g., to forgo the
comparison between the corresponding bit in byte 2 of
the incoming cell with the corresponding bit in the “Rx
CP Idle Cell Pattern Header—Byte 2” register.)
For more information on Idle Cell Handling, please
see Section 7.3.2.3.1.
3.3.2.86
Rx CP Idle Cell Mask Header—Byte 3
This “Read/Write” register allows the user to specify
which bit(s), in byte 3 of the incoming Idle cell (in the
Receive Cell Processor) are to be checked against the
corresponding bit(s) in the “Rx CP Idle Cell Pattern
Header—Byte 3” register (Address = 52h) by the Idle
Cell Filter, when the Receive Cell Processor is trying
to determine if an incoming cell is an Idle Cell or not.
Writing a “1” to a particular bit in this register, forces
the Receive Cell Processor to check and compare the
corresponding bit in byte 3 of the incoming cell with
the corresponding bit in the “Rx CP Idle Cell Pattern
Header—Byte 3” register.
Writing a “0” to a particular bit, causes the Receive
Cell Processor to treat the corresponding bit of byte 3
in the incoming cell as a “don’t care” (e.g., to forgo the
comparison between the corresponding bit in byte 3 of
the incoming cell with the corresponding bit in the “Rx
CP Idle Cell Pattern Header—Byte 3” register.)
For more information on Idle Cell Handling, please
see Section 7.3.2.3.1.
3.3.2.87
Rx CP Idle Cell Mask Header—Byte 4
This “Read/Write” register allows the user to specify
which bit(s), in byte 4 of the incoming Idle cell (in the
Receive Cell Processor) are to be checked against the
corresponding bit(s) in the “Rx CP Idle Cell Pattern
Address = 55h, Rx CP Idle Cell Mask Header—Byte 2
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Rx Idle Cell Mask Header —Byte 2
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1
1
1
1
1
1
1
1
Address = 56h, Rx CP Idle Cell Mask Header—Byte 3
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Rx Idle Cell Mask Header—Byte 3
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1
1
1
1
1
1
1
1
Address = 57h, Rx CP Idle Cell Mask Header—Byte 4
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Rx Idle Cell Mask Header—Byte 1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1
1
1
1
1
1
1
1