á
PRELIMINARY
DS3 UNI FOR ATM
XRT7245
REV. 1.03
283
ATM Layer processor (which is interface to several
UNI devices) to determine which UNIs contain ATM
cell data that needs to be read, at any given time.
The manner in which the ATM Layer processor “polls”
its UNI devices follows.
Figure 92 depicts a “Multi-PHY” system consisting of
an ATM Layer processor and two (2) UNI devices,
designated as “UNI #1” and “UNI #2”. In this figure,
both of the UNIs are connected to the ATM Layer
processor via a common “Transmit UTOPIA” Data
Bus, “Receive UTOPIA” Data Bus, a common TxClav
line, a common RxClav line, as well as common
TxEnB*, RxEnB*, TxSoC and RxSoC lines. The ATM
Layer processor will also be addressing the Transmit
and Receive UTOPIA Interface block via a common
“UTOPIA” address bus (Ut_Addr[4:0]). Therefore, the
Transmit and Receive UTOPIA Blocks, of a given UNI
must have different addresses; as depicted in .
The UTOPIA Address values that have been assigned
to each of the Transmit and Receive UTOPIA Interface
blocks within Figure 91, are listed below in Table 63.
F
IGURE
92. A
N
I
LLUSTRATION
OF
M
ULTI
-PHY O
PERATION
WITH
UNI
DEVICES
#1
AND
#2
TxData[15:0]
TxAddr[4:0]
TxPrty
TxEnb*
TxSoC
TxClav
RxData[15:0]
RxAddr[4:0]
RxPrty
RxEnb*
RxSoC
RxClav
UNI # 1
TxAddr = 00h
RxAddr = 01h
TxData[15:0]
TxAddr[4:0]
TxPrty
TxEnb*
TxSoC
TxClav
RxData[15:0]
RxAddr[4:0]
RxPrty
RxEnb*
RxSoC
RxClav
UNI # 2
TxAddr = 02h
RxAddr = 03h
TxData[15:0]
Ut_Addr[4:0]
Tx_Parity
Tx_Ut_WR*
Tx_SoC_out
TxClav_In
RxData[15:0]
Rx_Parity
Rx_Ut_Rd*
Rx_SoC_In
RxClav_In
ATM Layer Processor
T
ABLE
63: UTOPIA A
DDRESS
VALUES
OF
THE
UTOPIA I
NTERFACE
B
LOCKS
ILLUSTRATED
IN
F
IGURE
92
B
LOCK
UTOPIA A
DDRESS
V
ALUE
Transmit UTOPIA Interface block—UNI #1
00h
Receive UTOPIA Interface block—UNI #1
01h
Transmit UTOPIA Interface block—UNI #2
02h
Receive UTOPIA Interface block—UNI #2
03h