- 您現在的位置：買賣IC網 > PDF目錄376460 > XRT7245 (Exar Corporation) DS3 ATM User Network Interface(DS3異步傳輸模式用戶網絡接口) PDF資料下載
參數資料
| 型號： | XRT7245 |
| 廠商： | Exar Corporation |
| 英文描述： | DS3 ATM User Network Interface(DS3異步傳輸模式用戶網絡接口) |
| 中文描述： | DS3自動柜員機用戶網絡接口（DS3異步傳輸模式用戶網絡接口） |
| 文件頁數： | 143/324頁 |
| 文件大小： | 4103K |
| 代理商： | XRT7245 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁當前第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁第318頁第319頁第320頁第321頁第322頁第323頁第324頁
á
PRELIMINARY
DS3 UNI FOR ATM
XRT7245
REV. 1.03
143
6.0 TRANSMIT SECTION
The purpose of the Transmit section of the XRT7245
DS3 ATM UNI device is to allow a local ATM Layer (or
ATM Adaptation Layer) processor to transmit ATM
Cell data to a remote piece of equipment via a public
or leased DS3 transport medium.
The Transmit section of the DS3 UNI chip consists of
the following blocks:
Transmit UTOPIA Interface
Transmit Cell Processor
Transmit PLCP Processor
Transmit DS3 Framer
The ATM Layer processor will write ATM Cell Data to
the Transmit UTOPIA Interface Block of the UNI device.
The Transmit UTOPIA Interface block provides the
industry standard ATM/PHY interface functions. The
Transmit UTOPIA Interface Block will ultimately write
this cell data to an internal FIFO (referred to as Tx FIFO
throughout this document); where it can be read and
further processed by the Transmit Cell Processor. The
Transmit UTOPIA Interface block will also perform
some parity checking on the data that it receives from
the ATM Layer processor; and will provide signaling
to support data-flow control between the ATM Layer
Processor and the Transmit UTOPIA Interface block.
The Transmit Cell Processor block will read in the
ATM cell from the Tx FIFO. It will then (optionally)
proceed to take the first four octets of a given cell and
compute the HEC (Header Error Check) byte from
these bytes. Afterwards the Transmit Cell Processor
will insert this HEC byte into the 5th octet position
within the cell. The Transmit Cell Processor will also
(optionally) scramble the payload portion of the cell
(bytes 6 through 53) in order to prevent user data
from mimicking framing or control bits/bytes. Once
the cell has gone through this process it will then be
transferred to the Transmit PLCP Processor (or
Transmit DS3 Framer, if the “Direct Mapped” ATM
option is selected). If the Tx FIFO (within the Transmit
UTOPIA Interface block) is depleted and has no
(user) cells available, then the Transmit Cell Processor
will automatically generate, process and transmit Idle
cells, in the exact same manner as with user cells.
This generation and transmission of Idle cells is also
known as cell-rate decoupling (e.g., Idle cells are
generated in order to fill up the bandwidth of the PMD
carrier requirements—44.736 Mbps in this case).
The Transmit Cell Processor has provisions to allow
the user to generate and transmit an OAM cell via
software control.
Note:
the OAM cells will be subjected to the same
processing as are user and Idle cells (e.g., HEC Byte
Calculation and Insertion, Cell Payload Scrambling).
The Transmit PLCP Processor block will take 12 ATM
cells and pack them into a single PLCP frame. In addi-
tion to the ATM Cells, the PLCP frame will consists of
numerous overhead bytes and either a 13 or 14 nibble
trailer to frequency justify the PLCP frame to the spec-
ified 8 kHz frame rate. Once these PLCP frames
have been formed they will be transferred to the
Transmit DS3 Framer.
The Transmit DS3 Framer will take the PLCP frame
(or ATM cells, if the Direct-Mapped ATM option was
selected), and insert this data into the payload por-
tions of the DS3 frame. The Transmit DS3 Framer will
also generate and insert overhead bits that support
framing, performance monitoring (parity bits), path
maintenance data link as well as alarm and status
information originating from the (Near-End) Receiver
section of this UNI. The purpose of these alarm and
status information bits is to alert the far-end equipment
that the (Near End) UNI Receiver has detected some
problems in receiving data from it. The Transmit DS3
Framer supports both the C-bit Parity and M13 Framing
Formats.
The following sections discuss the blocks comprising
the Transmitter Portion of the DS3 UNI in detail.
6.1
Transmit UTOPIA Interface Block
6.1.1
Brief Description of the Transmit UTOPIA
Interface
The Transmit UTOPIA Interface Block provides a
“UTOPIA Level 2” compliant interface that allows the
ATM Layer or ATM Adaptation Layer processors to in-
terconnect to the UNI device. The ATM Layer
processor will write ATM cell data into the UNI via
the Transmit UTOPIA Interface block. The Transmit
UTOPIA Interface block is capable or receiving ATM
cell data at data rates of up to 800 Mbps. This inter-
face will support both an 8 and 16 bit wide data bus.
Since the ATM Layer processor writes ATM cell data
into the Transmit UTOPIA Interface block at clock
rates independent of the line bit rate (in this case, DS3),
the received data (from the ATM layer processor) is
written into an internal FIFO. This FIFO will be re-
ferred to as the Tx FIFO throughout this document.
The contents of the Tx FIFO will be read-in and
further processed by the Transmit Cell Processor.
Data-flow control between the ATM Layer processor
and the Transmit UTOPIA Interface block is provided
by the TxClav pin .Figure 31 presents a simple illustra-
tion of the Transmit UTOPIA interface block and the
associated pins.
相關PDF資料 |
PDF描述 |
|---|---|
| XRT7288IP | CEPT1 Line Interface |
| XRT7288 | CEPT1 Line Interface(CEPT1線接口) |
| XRT7288IW | CEPT1 Line Interface |
| XRT7295AE | E3 (34.368Mbps) Integrated line Receiver |
| XRT7295AE_03 | E3 (34.368Mbps) Integrated line Receiver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XRT7250 | 制造商:EXAR 制造商全稱:EXAR 功能描述:DS3/E3 FRAMER IC |
| XRT7250ES-PCI | 功能描述:界面開發(fā)工具 Evaluation Board for XRT7250 Series RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XRT7250IQ100 | 制造商:EXAR 制造商全稱:EXAR 功能描述:DS3/E3 FRAMER IC |
| XRT7288 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CEPT1 Line Interface |
| XR-T7288 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CEPT1 Line Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。