XRT7245
DS3 UNI FOR ATM
á
PRELIMINARY
REV. 1.03
64
Bit 3—Tx UTOPIA Interrupt Enable
This “Read/Write” bit-field allows the user to globally
disable all “Transmit UTOPIA Interface block” inter-
rupts; or to enable those interrupts that have been en-
abled via the “Tx UTOPIA Interrupt Enable/Status” Reg-
ister (Address = 6Eh).
Writing a “0” to this bit-field disables ALL “Transmit
UTOPIA Interface block” interrupts (independent of
the enable/disable status of these interrupts within
the “Tx UTOPIA Interrupt Enable/Status” Register).
Writing a “1” to this bit-field enables those “Transmit
UTOPIA Interface block” interrupts that have already
been enabled via the “Tx UTOPIA Interrupt Enable/
Status” Register.
Bit 2—Tx CP Interrupt Enable
This “Read/Write” bit-field allows the user to disable
the “Transmit Cell Processor block” related interrupt,
or to enable this interrupt, that has been enabled via
the “Tx CP Control” Register (Address = 60h).
Writing a “0” to this bit-field disables the “Transmit
Cell Processor block” related interrupt (independent
of the enable/disable status of this interrupt within the
“Tx CP Control” Register). Writing a “1” to this bit-
field enables this interrupt, provided it has been en-
abled within the “Tx CP Control” Register.
Bit 1—Tx DS3 Framer Interrupt Enable
This “Read/Write” bit-field allows the user to disable
the “Transmit DS3 Framer block” related interrupts, or
to enable those interrupts, that have been enabled
via the “Tx DS3 FEAC Configuration and Status”
Register (Address = 1Ch), and the “Tx DS3 LAPD
Status/Interrupt” Register (Address = 1Fh).
Writing a “0” to this bit-field disables ALL of the
“Transmit DS3 Framer block” related interrupts (inde-
pendent of the enable/disable status of these inter-
rupts within the “Tx DS3 FEAC Configuration and
Status” Register and the “Tx DS3 LAPD Status/Inter-
rupt” Register). Writing a “1” to this bit-field enables
those interrupts that have already been enabled via
these two registers.
Bit 0—One Second Interrupt Enable
This “Read/Write” bit-field allows the user to enable
or disable the “One Second” Interrupt, that is auto-
matically generated by the UNI device, once for each
second.
Writing a “0” to this bit-field disables this interrupt.
Conversely, writing a “1” to this bit-field enables the
“One-Second” interrupt.
3.3.2.6
UNI Interrupt Status Register
Bit 7—Rx DS3 (Framer) Interrupt Status
This “Read Only” bit field indicates whether or not a
“Receive DS3 Framer block” interrupt request is
pending.
If this bit-field is “0”, then no “Receive DS3 Framer
block” interrupt request is pending.
However, if this bit-field is “1” then a “Receive DS3
Framer block” interrupt request is pending and awaiting
service. Since the Receive DS3 Framer has several
“potential” interrupt sources, the user should include
reads to the following registers, during the Interrupt
Service Routine, in order to determine the exact
cause of the interrupt.
Rx DS3 Interrupt Status Register (Address = 11h)
Rx DS3 FEAC Interrupt Enable/Status Register
(Address = 13h)
Rx DS3 LAPD Control Register (Address = 14h)
This bit-field will be cleared (set to “0”) after the local
μP has read the appropriate register (of the three
mentioned above), that contains the bit-field which is
associated with the interrupting condition.
Address = 05h, UNI Interrupt Status Register
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
RxDS3
Interrupt
Status
RxPLCP
Interrupt
Status
RxCP
Interrupt
Status
Rx
UTOPIA
Interrupt
Status
Tx
UTOPIA
Interrupt
Status
Tx CP
Interrupt
Status
Tx DS3
Interrupt
Status
One Sec
Interrupt
Status
RO
RO
RO
RO
RO
RO
RO
RUR
0
0
0
0
0
0
0
0