- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP16210 TVS 400W 6.5V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP16210 |
| 英文描述： | TVS 400W 6.5V UNIDIRECT SMA |
| 中文描述： | DSP16210數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 93/173頁(yè) |
| 文件大?。?/td> | 2621K |
| 代理商： | DSP16210 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)當(dāng)前第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
Data Sheet
July 2000
DSP16210 Digital Signal Processor
Lucent Technologies Inc.
DRAFT COPY
93
Software Architecture
(continued)
Registers
(continued)
Register Settings
(continued)
Table 44. auc1 (Arithmetic Unit Control 1) Register
15
14
—
12
Reserved
XYFBK[2:0]
11
—
6
ACLR[7:2]
5
—
0
ASAT[7:2]
Bit
15
Field
Reserved
XYFBK[2:0]
Value
—
000
001
010
011
Description
Reserved—write with zero.
Normal operation.
Any DAU function result stored into
a6
[31:0] is also stored into
x
.
Any DAU function result stored into
a6
[31:16] is also stored into
xh
.
Any DAU function result stored into
a6
[31:16] is also stored into
xh
and any DAU function
result stored into
a7
[31:16] is also stored into
xl
.
Reserved.
Any DAU function result stored into
a6
[31:0] is also stored into
y
.
§
Any DAU function result stored into
a6
[31:16] is also stored into
yh
.
§
Any DAU function result stored into
a6
[31:16] is also stored into
yh
and any DAU function
result stored into
a7
[31:16] is also stored into
yl
.
§
The DAU clears
a7l
if it loads
a7h
.
The DAU leaves
a7l
unchanged if it loads
a7h
.
The DAU clears
a6l
if it loads
a6h
.
The DAU leaves
a6l
unchanged if it loads
a6h
.
The DAU clears
a5l
if it loads
a5h
.
The DAU leaves
a5l
unchanged if it loads
a5h
.
The DAU clears
a4l
if it loads
a4h
.
The DAU leaves
a4l
unchanged if it loads
a4h
.
The DAU clears
a3l
if it loads
a3h
.
The DAU leaves
a3l
unchanged if it loads
a3h
.
The DAU clears
a2l
if it loads
a2h
.
The DAU leaves
a2l
unchanged if it loads
a2h
.
Enable
a7
saturation
§§
on 32-bit overflow.
Disable
a7
saturation on 32-bit overflow.
Enable
a6
saturation
§§
on 32-bit overflow.
Disable
a6
saturation on 32-bit overflow.
Enable
a5
saturation
§§
on 32-bit overflow.
Disable
a5
saturation on 32-bit overflow.
Enable
a4
saturation
§§
on 32-bit overflow.
Disable
a4
saturation on 32-bit overflow.
Enable
a3
saturation
§§
on 32-bit overflow.
Disable
a3
saturation on 32-bit overflow.
Enable
a2
saturation
§§
on 32-bit overflow.
Disable
a2
saturation on 32-bit overflow.
14—12
100
101
110
111
11
ACLR[7]
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
10
ACLR[6]
9
ACLR[5]
8
ACLR[4]
7
ACLR[3]
6
ACLR[2]
5
ASAT[7]
4
ASAT[6]
3
ASAT[5]
2
ASAT[4]
1
ASAT[3]
0
ASAT[2]
If the application enables any of the XYFBK modes, i.e., XYFBK[2:0]
≠
000, the following apply:
Only if the DAU writes its result to
a6
or
a7
(e.g.,
a6=a3+p0
) will the result be written to
x
or
y
. Data transfers or data move operations (e.g.,
a6=*r2
) leave the
x
or
y
register unchanged regardless of the state of the XYFBK[2:0] field setting.
If the instruction itself loads the same portion of the
x
or
y
register that the XYFBK[2:0] field specifies, the instruction load takes precedence.
If the application enables the X=Y= mode (
auc0
[7]=1), the XYFBK mode takes precedence.
If the application enables the X=Y= mode (
auc0
[7]=1), the DAU also writes the
y
register value into the
x
,
xh
, or
xl
register as appropriate.
If the application enables the YCLR mode (
auc0
[6]=0), the DAU clears
yl
.
If the application enables the YCLR mode (
auc0
[6]=0) and the instruction contains a result written to
a6
and the operation writes no result to
a7
, the
DAU clears
yl
. If the application enables the YCLR mode and the instruction writes a result to
a7
, the XYFBK mode takes precedence and the DAU
does not clear
yl
.
§§ If saturation is enabled and any portion of an accumulator is stored to memory or a register, the DAU saturates the entire accumulator value and
stores the appropriate portion. The DAU does not change the contents of the accumulator.
§
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1627F32K11IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。