- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP16210 TVS 400W 6.5V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號： | DSP16210 |
| 英文描述： | TVS 400W 6.5V UNIDIRECT SMA |
| 中文描述： | DSP16210數(shù)字信號處理器 |
| 文件頁數(shù)： | 59/173頁 |
| 文件大?。?/td> | 2621K |
| 代理商： | DSP16210 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁
Data Sheet
July 2000
DSP16210 Digital Signal Processor
Lucent Technologies Inc.
DRAFT COPY
59
Hardware Architecture
(continued)
Clock Synthesis
(continued)
Phase-Lock Loop (PLL) Programming Restrictions
Figure 20. Allowable States and State Changes of pllc Register Fields
There are restrictions on the allowable states of the
PLLEN and PLLSEL fields (
pllc
[15:14]), and on the
allowable changes to these fields and the remaining
fields of
pllc
. Figure 20 illustrates these restrictions,
summarized below:
I
Do not select the PLL if it is not enabled (PLLEN = 0
and PLLSEL = 1 is not allowed).
I
Do not enable and select the PLL in one step (do not
change both PLLEN from 0 to 1 and PLLSEL from 0
to 1 within a single instruction write to
pllc
). Instead,
perform the following steps:
1. Enable the PLL without selecting it, i.e., write
pllc
such that PLLEN = 1, PLLSEL = 0, and
pllc
[13:0]
(Mbits[4:0], Nbits[2:0], etc.) are programmed
appropriately.
2. Wait until the LOCK flag is set.
3. Select the PLL as the clock source, i.e., write
pllc
such that PLLEN = 1, PLLSEL = 1, and
pllc
[13:0]
are programmed to the same values as in step 1.
I
Do not change
pllc
[13:0] (Mbits[4:0], Nbits[2:0], etc.)
while the PLL is selected (PLLSEL = 1) or while
deselecting the PLL (writing
pllc
such that PLLSEL
changes from 1 to 0). To change
pllc
[13:0] if the PLL
1. Deselect the PLL, keep it enabled, and don’t
change
pllc
[13:0], i.e., write
pllc
such that
PLLEN = 1, PLLSEL = 0, and
pllc
[13:0] are at
their old values.
2. Program
pllc
[13:0] to the new values.
3. Wait until the LOCK flag is set.
4. Select the PLL as the clock source, i.e., write
pllc
such that PLLEN = 1, PLLSEL = 1, and
pllc
[13:0]
are programmed to the same values as in step 2.
I
The PLL can be deselected and powered down in the
same instruction, i.e., both PLLEN and PLLSEL can
be cleared in a single write to
pllc
, but
pllc
[13:0] can-
not be changed in that same instruction (must be
written with their old values).
I
As long as
pllc
[13:0] remains unchanged and the
PLL remains enabled (PLLEN = 1), the programmer
can deselect the reselect the PLL (change PLLSEL
from 1 to 0 and back again) without checking the
LOCK flag status.
PLLEN
0
PLLSEL
0
PLL TURNED OFF
PLL DESELECTED
PLLEN
1
PLLSEL
0
PLL TURNED ON
PLL DESELECTED
PLLEN
1
PLLSEL
1
PLL TURNED ON
PLL SELECTED
LOCK FLAG
MUST BE SET
CANNOT CHANGE
(
pllc
[13:0])
CANNOT CHANGE
(
pllc
[13:0])
CANNOT CHANGE
(
pllc
[13:0])
CANNOT CHANGE
(
pllc
[13:0])
PROGRAM (
pllc
[13:0])
AS REQUIRED
CAN CHANGE
(
pllc
[13:0])
CAN CHANGE
(
pllc
[13:0])
CAN CHANGE
(
pllc
[13:0])
PLLEN
0
PLLSEL
1
PLL TURNED OFF
PLL SELECTED
NOT ALLOWED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1627F32K11IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。