
Data Sheet
July 2000
DSP16210 Digital Signal Processor
90
DRAFT COPY
Lucent Technologies Inc.
Software Architecture
(continued)
Registers
(continued)
Register Overview
(continued)
Table 39
lists the DSP16210 ESIO memory-mapped registers.
Table 40
lists registers that are accessible only
through MIOU commands.
Table 41
lists registers that are DMA-accessible through IORAM.
Table 39. ESIO Memory-Mapped Registers
Register Name
Table 40. MIOU-Accessible Registers
Register Name
Table 41. DMA-Accessible Registers
Register Name
Description
Size
(bits)
16
16
16
16
16
16
16
16
16
16
R/W
Type
ICR
Input control register
Input channel start bit registers 0 through 7
Input channel sample length registers 0 and 1
Input channel valid vector register
Input demultiplexer registers 0 through 15
Output control register
Output channel start bit registers 0 through 7
Output channel sample length registers 0 and 1
Output channel valid vector register
Output multiplexer registers 0 through 15
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
W
control
control
control
control
data
control
control
control
control
data
ICSB
0—7
ICSL
0—1
ICVV
IDMX
0—15
OCR
OCSB
0—7
OCSL
0—1
OCVV
OMX
0—15
R indicates that the register is indirectly readable by instructions; W indicates the register is indirectly writable by instructions.
Description
Size
(bits)
10
12
10
10
11
10
12
12
R/W
Type
Signed
/
Unsigned
unsigned
signed
unsigned
unsigned
unsigned
unsigned
unsigned
unsigned
IBAS
0—1
ILEN
0—1
ILIM
0—1
OBAS
0—1
OLEN
0—1
OLIM
0—1
PHIFC
SSIOC
MIOU
0—1
input base address registers
MIOU
0—1
input length registers
MIOU
0—1
input limit address registers
MIOU
0—1
output base address registers
MIOU
0—1
output length registers
MIOU
0—1
output limit address registers
PHIF16 control register
SSIO control register
W
W
W
W
W
W
W
W
control
control
control
control
control
control
control
control
R indicates that the register is readable by MIOU commands; W indicates the register is writable by MIOU commands.
Signed registers are in two’s complement format.
Description
Accessible
Via
IORAM0/MIOU0
IORAM0/MIOU0
IORAM1/MIOU1
IORAM1/MIOU1
Size
(bits)
16
16
16
16
R/W
Type
Signed/
Unsigned
unsigned
unsigned
unsigned
unsigned
PDX
(in)
PDX
(out)
SSDX
(in)
SSDX
(out)
PHIF16 input register
PHIF16 output register
SSIO input register
SSIO output register
R
W
R
W
data
data
data
data
R indicates that the register is readable by DMA; W indicates the register is writable by DMA.