參數(shù)資料
型號(hào)： DSP16210
英文描述： TVS 400W 6.5V UNIDIRECT SMA
中文描述： DSP16210數(shù)字信號(hào)處理器
文件頁數(shù)： 42/173頁
文件大?。?/td> 2621K
代理商： DSP16210
Data Sheet
July 2000
DSP16210 Digital Signal Processor
42
DRAFT COPY
Lucent Technologies Inc.
Hardware Architecture
(continued)
Modular I/O Units (MIOUs)
The DSP16210 contains two identical modular I/O
units: MIOU0 (provides DMA for the PHIF16) and
MIOU1 (provides DMA for the SSIO).
An MIOU provides programmable DMA capability.
Figure 16
shows the MIOUs, their connections to the
IORAMs, the attached I/O peripherals, and the IDB.
Each MIOU interfaces its attached peripheral to a sin-
gle 1 Kword bank of IORAM storage that resides in the
DSP16000 core’s Y-memory space. Input and output
buffers for each peripheral are allocated in each
IORAM.
Figure 16. Modular I/O Units
IORAM
IORAM storage consists of two 1 Kword banks of mem-
ory, IORAM0 and IORAM1. Each IORAM bank has two
16-bit data and two 10-bit address ports. An IORAM
bank can be shared by the core and an MIOU to imple-
ment a DMA-based I/O system. IORAM supports con-
current core execution and MIOU I/O processing.
Portions of IORAM not dedicated to I/O processing can
be used as general-purpose data storage. However, a
high collision rate between core and MIOU accesses to
IORAM impacts core and I/O performance.
The IORAMs reside in the core’s Y-memory space (see
Figure 6 on page 26
). The EMI interfaces the core to
the IORAMs by translating between YAB/YDB
accesses and EAB/EDB accesses. This translation is
functionally transparent to the programmer. The core
can access the IORAM as single words or as double
words and the EMI automatically performs the required
multiplexing and sequencing. Core accesses to IORAM
cause the core to incur wait-states (see
External Mem-
ory Interface (EMI) beginning on page 27
). If the core
and an MIOU simultaneously access the same IORAM,
the MIOU access occurs first followed by the core
access and the core incurs a conflict wait-state.
MIOU Registers
For each MIOU, software controls DMA operations by
programming three registers that are directly program-
accessible:
mcmd
0,1
,
miwp
0,1
, and
morp
0,1
.
See
Table 16 on page 43
for a description of these reg-
isters.
In the DSP16000 instruction set,
mcmd
0,1
,
miwp
0,1
, and
morp
0,1
are off-core registers in the
RAB and RB register sets.
Table 15
summarizes the
instructions for programming these registers.
Table 17 on page 43
summarizes the MIOU registers
that are accessible by executing an MIOU command.
Software executes an MIOU command by writing to
mcmd
0,1
. See
MIOU Commands beginning on
page 43
for more information.
Table 15. Instructions for Programming MIOU Registers
DSP16000 CORE
XAB
YDB
EMI
MIOU0
mcmd0
PHIF16
XDB
YAB
IDB
EDB
EAB
IDB
data
address
IORAM0
1K
morp0
miwp0
16
10
MIOU1
mcmd1
SSIO
data
address
IORAM1
1K
32
32
20
32
20
data
address
data
address
16
10
16
10
10
16
16
10
morp1
miwp1
Instruction Syntax
RAB = IM20
RB = aTE
h, l
aTE
h, l
= RB
Substitution
Example
RAB
RB
mcmd
0,1
,
miwp
0,1
, or
morp
0,1
mcmd
0,1
,
miwp
0,1
, or
morp
0,1
mcmd0 = 0x6000
miwp1 = a3h
a0l = morp0
相關(guān)PDF資料
PDF描述
DSP1627 TVS 400W 6.5V BIDIRECT SMA
DSP1629 TVS 400W 64V UNIDIRECT SMA
DSP16410C TVS 400W 7.0V UNIDIRECT SMA
DSP16410 16-bit fixed point DSP with Flash
DSP25-16AR Phase-leg Rectifier Diode
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP1627 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor
DSP1627F32K10IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K10IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K11I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
DSP1627F32K11IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*