- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP16210 TVS 400W 6.5V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP16210 |
| 英文描述： | TVS 400W 6.5V UNIDIRECT SMA |
| 中文描述： | DSP16210數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 85/173頁(yè) |
| 文件大?。?/td> | 2621K |
| 代理商： | DSP16210 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)當(dāng)前第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
Data Sheet
July 2000
DSP16210 Digital Signal Processor
Lucent Technologies Inc.
DRAFT COPY
85
Software Architecture
(continued)
Instruction Set Quick Reference
(continued)
Conditions Based on the State of Flags
A conditional instruction begins with either
if CON
or
ifc CON
where a condition to test replaces
CON
. Table 37
describes the complete set of condition codes available for use in conditional instructions. It also includes the state
of the internal flag or flags that cause the condition to be true.
Table 37. DSP16210 Conditional Mnemonics
CON
Encoding
00000
00001
00010
00011
00100
00101
00110
00111
01000
01001
01010
01011
01100
01101
01110
01111
10000
CON
Mnemonic
mi
pl
eq
ne
lvs
lvc
mvs
mvc
heads
tails
c0ge
c0lt
c1ge
c1lt
true
false
gt
Flag(s)
If CON Is True
LMI = 1
LMI
≠
1
LEQ = 1
LEQ
≠
1
LLV = 1
LLV
≠
1
LMV = 1
LMV
≠
1
—
—
—
—
—
—
1
0
(LMI
≠
1)
and (LEQ
≠
1)
(LMI = 1)
or (LEQ = 1)
SLMV = 1
SLMV
≠
1
EPAR
≠
1
EPAR = 1
JOBF = 1
JIBE = 1
JCONT = 1
LOCK = 1
MBUSY1 = 1
MBUSY0 = 1
SOMEF = 1
SOMET = 1
ALLF = 1
ALLT = 1
Type
All peripheral (off-core) flags are accessible in the
alf
register.
Each test of
c0ge
or
c0lt
causes counter
c0
to postincrement. Each test of
c1ge
or
c1lt
causes counter
c1
to postincrement.
Description
Core
Core
Core
Core
Core
Core
Core
Core
Core
Core
Core
Core
Core
Core
Core
Core
Core
Most recent DAU result is negative.
Most recent DAU result is positive or zero.
Most recent DAU result is equal to zero.
Most recent DAU result is not equal to zero.
Most recent DAU result has overflowed 40 bits.
Most recent DAU result has not overflowed 40 bits.
Most recent DAU result has overflowed 32 bits.
Most recent DAU result has not overflowed 32 bits.
Pseudorandom sequence generator output is set.
Pseudorandom bit is clear.
Current value in counter
c0
is greater than or equal to zero.
Current value in counter
c0
is less than zero.
Current value in counter
c1
is greater than or equal to zero.
Current value in counter
c1
is less than zero.
Always.
Never.
Most recent DAU result is greater than zero.
10001
le
Core
Most recent DAU result is less than or equal to zero.
10010
10011
10100
10101
10110
10111
11000
11001
11010
11011
11100
11101
11110
11111
smvs
smvc
oddp
evenp
jobf
jibe
jcont
lock
mbusy1
mbusy0
somef
somet
allf
allt
Core
Core
Core
Core
JTAG
JTAG
JTAG
CLOCK PLL is locked.
MIOU1
MIOU1 has unfinished output pending.
MIOU0
MIOU0 has unfinished output pending.
BIO
Some false (some tested input bits do not match the pattern).
BIO
Some true (some tested input bits match the pattern).
BIO
All false (all tested input bits do not match the pattern).
BIO
All true (all tested input bits match the pattern).
A previous result has overflowed 32 bits (sticky flag).
A previous result has not overflowed 32 bits since SLMV last cleared.
Most recent 40-bit BMU result has odd parity.
Most recent 40-bit BMU result has even parity.
jiob
output buffer full.
jiob
input buffer empty.
JTAG continue.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1627F32K11IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。